Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep  4 17:11:18 2023
| Host         : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_loop_timing_summary_routed.rpt -rpx hdmi_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_loop
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reset_power_on_m0/rst_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.671    -1337.924                   1807                19972        0.065        0.000                      0                19972        1.025        0.000                       0                  6538  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
VIRTUAL_clk_out1_sys_pll                                                                    {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_sys_pll                                                                          {0.000 5.000}        10.000          100.000         
  clk_out2_sys_pll                                                                          {0.000 2.500}        5.000           200.000         
  clkfbout_sys_pll                                                                          {0.000 2.500}        5.000           200.000         
vin1_clk                                                                                    {0.000 1.667}        6.667           149.992         
vin2_clk                                                                                    {0.000 1.667}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.828        0.000                      0                  925        0.068        0.000                      0                  925       15.732        0.000                       0                   481  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_sys_pll                                                                                5.637        0.000                      0                 1337        0.072        0.000                      0                 1337        4.600        0.000                       0                   675  
  clk_out2_sys_pll                                                                                0.713        0.000                      0                 3440        0.084        0.000                      0                 3440        1.732        0.000                       0                  2210  
  clkfbout_sys_pll                                                                                                                                                                                                                            3.592        0.000                       0                     3  
vin1_clk                                                                                         -1.127     -795.359                   1709                13648        0.065        0.000                      0                13648        1.025        0.000                       0                  3168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_pll  clk_out2_sys_pll        0.630        0.000                      0                   80        0.140        0.000                      0                   80  
vin1_clk          clk_out2_sys_pll       -5.671     -542.564                     98                   98        2.245        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_sys_pll                                                                            clk_out1_sys_pll                                                                                  7.286        0.000                      0                  221        0.295        0.000                      0                  221  
**async_default**                                                                           clk_out2_sys_pll                                                                            clk_out2_sys_pll                                                                                  3.594        0.000                      0                   91        0.273        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.420        0.000                      0                  100        0.235        0.000                      0                  100  
**async_default**                                                                           vin1_clk                                                                                    vin1_clk                                                                                          5.009        0.000                      0                   48        0.439        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.474ns (15.390%)  route 2.606ns (84.610%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 36.732 - 33.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.454     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X42Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.259     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.630     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.043     5.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.435     5.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X39Y112        LUT3 (Prop_lut3_I2_O)        0.043     5.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.401     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X43Y110        LUT4 (Prop_lut4_I1_O)        0.043     6.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.331     6.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.043     6.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xlnx_opt_LUT_ram_empty_i_i_1_1/O
                         net (fo=1, routed)           0.436     6.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xlnx_opt_ram_empty_i_reg_1
    SLICE_X43Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xlnx_opt_LUT_ram_empty_i_i_1_3/O
                         net (fo=2, routed)           0.372     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X44Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.319    36.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X44Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.541    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X44Y110        FDPE (Setup_fdpe_C_D)       -0.031    37.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         37.207    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 29.828    

Slack (MET) :             29.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.474ns (15.469%)  route 2.590ns (84.531%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 36.724 - 33.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.454     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X42Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.259     4.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.630     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.043     5.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.433     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/lopt_3
    SLICE_X39Y112        LUT5 (Prop_lut5_I3_O)        0.043     5.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/xlnx_opt_LUT_iTDO_i_1/O
                         net (fo=1, routed)           0.411     6.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/xlnx_opt_iTDO_next_7
    SLICE_X41Y118        LUT6 (Prop_lut6_I3_O)        0.043     6.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/xlnx_opt_LUT_iTDO_i_1_5/O
                         net (fo=1, routed)           0.656     6.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/xlnx_opt_iTDO_next_2
    SLICE_X38Y122        LUT6 (Prop_lut6_I4_O)        0.043     6.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/xlnx_opt_LUT_iTDO_i_1_7/O
                         net (fo=1, routed)           0.459     7.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/xlnx_opt_iTDO_next
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.043     7.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/xlnx_opt_LUT_iTDO_i_1_8/O
                         net (fo=1, routed)           0.000     7.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X38Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.311    36.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X38Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.520    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X38Y122        FDRE (Setup_fdre_C_D)        0.064    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                 29.909    

Slack (MET) :             29.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.474ns (15.874%)  route 2.512ns (84.126%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 36.733 - 33.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.454     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X42Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDPE (Prop_fdpe_C_Q)         0.259     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.630     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.043     5.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.435     5.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X39Y112        LUT3 (Prop_lut3_I2_O)        0.043     5.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.401     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X43Y110        LUT4 (Prop_lut4_I1_O)        0.043     6.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.331     6.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.043     6.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xlnx_opt_LUT_ram_empty_i_i_1_1/O
                         net (fo=1, routed)           0.436     6.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xlnx_opt_ram_empty_i_reg_1
    SLICE_X43Y111        LUT6 (Prop_lut6_I4_O)        0.043     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xlnx_opt_LUT_ram_empty_i_i_1_3/O
                         net (fo=2, routed)           0.278     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X43Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.320    36.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X43Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.545    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X43Y109        FDPE (Setup_fdpe_C_D)       -0.019    37.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.224    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 29.939    

Slack (MET) :             30.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.650ns (21.909%)  route 2.317ns (78.091%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 36.728 - 33.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.446     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDRE (Prop_fdre_C_Q)         0.204     4.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.019     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y127        LUT4 (Prop_lut4_I3_O)        0.123     5.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=3, routed)           0.540     6.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.043     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.457 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.757     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.043     7.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X38Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.315    36.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.541    37.269    
                         clock uncertainty           -0.035    37.234    
    SLICE_X38Y130        FDRE (Setup_fdre_C_D)        0.066    37.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.300    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 30.042    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.395ns (15.386%)  route 2.172ns (84.614%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.458     5.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.043     5.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604     6.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y123        LUT4 (Prop_lut4_I1_O)        0.043     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.330     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.043     6.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.327     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.314    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.520    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.304    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                 30.047    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.395ns (15.386%)  route 2.172ns (84.614%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.458     5.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.043     5.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604     6.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y123        LUT4 (Prop_lut4_I1_O)        0.043     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.330     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.043     6.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.327     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.314    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.520    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.304    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                 30.047    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.395ns (15.386%)  route 2.172ns (84.614%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.458     5.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.043     5.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604     6.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y123        LUT4 (Prop_lut4_I1_O)        0.043     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.330     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.043     6.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.327     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.314    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.520    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.304    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                 30.047    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.395ns (15.386%)  route 2.172ns (84.614%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.458     5.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.043     5.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604     6.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y123        LUT4 (Prop_lut4_I1_O)        0.043     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.330     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.043     6.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.327     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.314    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.520    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.304    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                 30.047    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.395ns (15.386%)  route 2.172ns (84.614%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.458     5.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.043     5.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604     6.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y123        LUT4 (Prop_lut4_I1_O)        0.043     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.330     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.043     6.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.327     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.314    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.520    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.304    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                 30.047    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.395ns (15.386%)  route 2.172ns (84.614%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.458     5.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.043     5.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.604     6.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X40Y123        LUT4 (Prop_lut4_I1_O)        0.043     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.330     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.043     6.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.327     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.314    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.520    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.304    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                 30.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.222%)  route 0.060ns (39.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.630     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.091     2.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X42Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.849     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.467     2.128    
    SLICE_X42Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.087%)  route 0.098ns (51.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.630     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.091     2.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.098     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X42Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.849     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.464     2.131    
    SLICE_X42Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (63.886%)  route 0.072ns (36.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.620     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDCE (Prop_fdce_C_Q)         0.100     2.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=5, routed)           0.072     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/Q[3]
    SLICE_X38Y122        LUT6 (Prop_lut6_I3_O)        0.028     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/xlnx_opt_LUT_iTDO_i_1_8/O
                         net (fo=1, routed)           0.000     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X38Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.838     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X38Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism             -0.466     2.118    
    SLICE_X38Y122        FDRE (Hold_fdre_C_D)         0.087     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.631     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.100     2.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/Q
                         net (fo=1, routed)           0.052     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[7]
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.028     2.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1/O
                         net (fo=1, routed)           0.000     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1_n_0
    SLICE_X37Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.852     2.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                         clock pessimism             -0.469     2.129    
    SLICE_X37Y108        FDRE (Hold_fdre_C_D)         0.061     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.100     2.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.477     2.114    
    SLICE_X43Y112        FDCE (Hold_fdce_C_D)         0.047     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.628     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDPE (Prop_fdpe_C_Q)         0.100     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X37Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.848     2.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.479     2.115    
    SLICE_X37Y113        FDPE (Hold_fdpe_C_D)         0.047     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.631     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X39Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDCE (Prop_fdce_C_Q)         0.100     2.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X39Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X39Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.479     2.118    
    SLICE_X39Y104        FDCE (Hold_fdce_C_D)         0.047     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.100     2.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.477     2.114    
    SLICE_X43Y112        FDCE (Hold_fdce_C_D)         0.044     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.632%)  route 0.102ns (44.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.631     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.100     2.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/Q
                         net (fo=1, routed)           0.102     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[13]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.028     2.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[12]_i_1/O
                         net (fo=1, routed)           0.000     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[12]_i_1_n_0
    SLICE_X38Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.850     2.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/C
                         clock pessimism             -0.447     2.149    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.087     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.631     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X40Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDPE (Prop_fdpe_C_Q)         0.100     2.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.060     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X40Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X40Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.479     2.118    
    SLICE_X40Y106        FDPE (Hold_fdpe_C_D)         0.047     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X38Y121  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y121  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y121  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y122  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.641ns (15.982%)  route 3.370ns (84.018%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 8.293 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.452    -2.212    reset_power_on_m0/clk_out1
    SLICE_X20Y123        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.953 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=1025, routed)        1.580    -0.373    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X39Y139        LUT4 (Prop_lut4_I2_O)        0.054    -0.319 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3/O
                         net (fo=1, routed)           0.235    -0.084    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3_n_0
    SLICE_X39Y140        LUT5 (Prop_lut5_I0_O)        0.137     0.053 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=10, routed)          0.648     0.701    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X40Y137        LUT5 (Prop_lut5_I0_O)        0.054     0.755 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_1/O
                         net (fo=1, routed)           0.161     0.916    uart_rs_inst/uart_rx_inst_n_2
    SLICE_X40Y137        LUT6 (Prop_lut6_I0_O)        0.137     1.053 r  uart_rs_inst/xlnx_opt_LUT_instruct_reg[0][0]_CE_cooolgate_en_gate_1278/O
                         net (fo=8, routed)           0.746     1.799    uart_rs_inst/instruct_reg[0][0]_CE_cooolgate_en_sig_1160
    SLICE_X56Y135        FDRE                                         r  uart_rs_inst/instruct_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.256     8.293    uart_rs_inst/clk_out1
    SLICE_X56Y135        FDRE                                         r  uart_rs_inst/instruct_reg[0][4]/C
                         clock pessimism             -0.613     7.680    
                         clock uncertainty           -0.066     7.613    
    SLICE_X56Y135        FDRE (Setup_fdre_C_CE)      -0.178     7.435    uart_rs_inst/instruct_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.641ns (15.982%)  route 3.370ns (84.018%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 8.293 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.452    -2.212    reset_power_on_m0/clk_out1
    SLICE_X20Y123        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.953 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=1025, routed)        1.580    -0.373    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X39Y139        LUT4 (Prop_lut4_I2_O)        0.054    -0.319 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3/O
                         net (fo=1, routed)           0.235    -0.084    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3_n_0
    SLICE_X39Y140        LUT5 (Prop_lut5_I0_O)        0.137     0.053 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=10, routed)          0.648     0.701    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X40Y137        LUT5 (Prop_lut5_I0_O)        0.054     0.755 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_1/O
                         net (fo=1, routed)           0.161     0.916    uart_rs_inst/uart_rx_inst_n_2
    SLICE_X40Y137        LUT6 (Prop_lut6_I0_O)        0.137     1.053 r  uart_rs_inst/xlnx_opt_LUT_instruct_reg[0][0]_CE_cooolgate_en_gate_1278/O
                         net (fo=8, routed)           0.746     1.799    uart_rs_inst/instruct_reg[0][0]_CE_cooolgate_en_sig_1160
    SLICE_X56Y135        FDRE                                         r  uart_rs_inst/instruct_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.256     8.293    uart_rs_inst/clk_out1
    SLICE_X56Y135        FDRE                                         r  uart_rs_inst/instruct_reg[0][5]/C
                         clock pessimism             -0.613     7.680    
                         clock uncertainty           -0.066     7.613    
    SLICE_X56Y135        FDRE (Setup_fdre_C_CE)      -0.178     7.435    uart_rs_inst/instruct_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.641ns (15.982%)  route 3.370ns (84.018%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 8.293 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.452    -2.212    reset_power_on_m0/clk_out1
    SLICE_X20Y123        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.953 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=1025, routed)        1.580    -0.373    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X39Y139        LUT4 (Prop_lut4_I2_O)        0.054    -0.319 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3/O
                         net (fo=1, routed)           0.235    -0.084    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3_n_0
    SLICE_X39Y140        LUT5 (Prop_lut5_I0_O)        0.137     0.053 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=10, routed)          0.648     0.701    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X40Y137        LUT5 (Prop_lut5_I0_O)        0.054     0.755 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_1/O
                         net (fo=1, routed)           0.161     0.916    uart_rs_inst/uart_rx_inst_n_2
    SLICE_X40Y137        LUT6 (Prop_lut6_I0_O)        0.137     1.053 r  uart_rs_inst/xlnx_opt_LUT_instruct_reg[0][0]_CE_cooolgate_en_gate_1278/O
                         net (fo=8, routed)           0.746     1.799    uart_rs_inst/instruct_reg[0][0]_CE_cooolgate_en_sig_1160
    SLICE_X56Y135        FDRE                                         r  uart_rs_inst/instruct_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.256     8.293    uart_rs_inst/clk_out1
    SLICE_X56Y135        FDRE                                         r  uart_rs_inst/instruct_reg[0][7]/C
                         clock pessimism             -0.613     7.680    
                         clock uncertainty           -0.066     7.613    
    SLICE_X56Y135        FDRE (Setup_fdre_C_CE)      -0.178     7.435    uart_rs_inst/instruct_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.635ns (16.155%)  route 3.296ns (83.845%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 8.295 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.452    -2.212    reset_power_on_m0/clk_out1
    SLICE_X20Y123        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.953 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=1025, routed)        1.580    -0.373    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X39Y139        LUT4 (Prop_lut4_I2_O)        0.054    -0.319 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3/O
                         net (fo=1, routed)           0.235    -0.084    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3_n_0
    SLICE_X39Y140        LUT5 (Prop_lut5_I0_O)        0.137     0.053 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=10, routed)          0.648     0.701    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X41Y137        LUT5 (Prop_lut5_I0_O)        0.049     0.750 r  uart_rs_inst/uart_rx_inst/instruct[1][7]_i_1/O
                         net (fo=1, routed)           0.100     0.849    uart_rs_inst/uart_rx_inst_n_5
    SLICE_X41Y137        LUT6 (Prop_lut6_I0_O)        0.136     0.985 r  uart_rs_inst/xlnx_opt_LUT_instruct_reg[1][0]_CE_cooolgate_en_gate_1287/O
                         net (fo=8, routed)           0.733     1.718    uart_rs_inst/instruct_reg[1][0]_CE_cooolgate_en_sig_1162
    SLICE_X52Y136        FDRE                                         r  uart_rs_inst/instruct_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.258     8.295    uart_rs_inst/clk_out1
    SLICE_X52Y136        FDRE                                         r  uart_rs_inst/instruct_reg[1][4]/C
                         clock pessimism             -0.613     7.682    
                         clock uncertainty           -0.066     7.615    
    SLICE_X52Y136        FDRE (Setup_fdre_C_CE)      -0.178     7.437    uart_rs_inst/instruct_reg[1][4]
  -------------------------------------------------------------------
                         required time                          7.437    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.641ns (16.339%)  route 3.282ns (83.661%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 8.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.452    -2.212    reset_power_on_m0/clk_out1
    SLICE_X20Y123        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.953 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=1025, routed)        1.580    -0.373    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X39Y139        LUT4 (Prop_lut4_I2_O)        0.054    -0.319 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3/O
                         net (fo=1, routed)           0.235    -0.084    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3_n_0
    SLICE_X39Y140        LUT5 (Prop_lut5_I0_O)        0.137     0.053 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=10, routed)          0.648     0.701    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X40Y137        LUT5 (Prop_lut5_I0_O)        0.054     0.755 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_1/O
                         net (fo=1, routed)           0.161     0.916    uart_rs_inst/uart_rx_inst_n_2
    SLICE_X40Y137        LUT6 (Prop_lut6_I0_O)        0.137     1.053 r  uart_rs_inst/xlnx_opt_LUT_instruct_reg[0][0]_CE_cooolgate_en_gate_1278/O
                         net (fo=8, routed)           0.658     1.711    uart_rs_inst/instruct_reg[0][0]_CE_cooolgate_en_sig_1160
    SLICE_X54Y136        FDRE                                         r  uart_rs_inst/instruct_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.257     8.294    uart_rs_inst/clk_out1
    SLICE_X54Y136        FDRE                                         r  uart_rs_inst/instruct_reg[0][6]/C
                         clock pessimism             -0.613     7.681    
                         clock uncertainty           -0.066     7.614    
    SLICE_X54Y136        FDRE (Setup_fdre_C_CE)      -0.178     7.436    uart_rs_inst/instruct_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.635ns (16.311%)  route 3.258ns (83.689%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 8.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.452    -2.212    reset_power_on_m0/clk_out1
    SLICE_X20Y123        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.953 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=1025, routed)        1.580    -0.373    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X39Y139        LUT4 (Prop_lut4_I2_O)        0.054    -0.319 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3/O
                         net (fo=1, routed)           0.235    -0.084    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3_n_0
    SLICE_X39Y140        LUT5 (Prop_lut5_I0_O)        0.137     0.053 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=10, routed)          0.648     0.701    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X41Y137        LUT5 (Prop_lut5_I0_O)        0.049     0.750 r  uart_rs_inst/uart_rx_inst/instruct[1][7]_i_1/O
                         net (fo=1, routed)           0.100     0.849    uart_rs_inst/uart_rx_inst_n_5
    SLICE_X41Y137        LUT6 (Prop_lut6_I0_O)        0.136     0.985 r  uart_rs_inst/xlnx_opt_LUT_instruct_reg[1][0]_CE_cooolgate_en_gate_1287/O
                         net (fo=8, routed)           0.695     1.681    uart_rs_inst/instruct_reg[1][0]_CE_cooolgate_en_sig_1162
    SLICE_X51Y134        FDRE                                         r  uart_rs_inst/instruct_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.255     8.292    uart_rs_inst/clk_out1
    SLICE_X51Y134        FDRE                                         r  uart_rs_inst/instruct_reg[1][0]/C
                         clock pessimism             -0.613     7.679    
                         clock uncertainty           -0.066     7.612    
    SLICE_X51Y134        FDRE (Setup_fdre_C_CE)      -0.201     7.411    uart_rs_inst/instruct_reg[1][0]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.635ns (16.311%)  route 3.258ns (83.689%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 8.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.452    -2.212    reset_power_on_m0/clk_out1
    SLICE_X20Y123        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.953 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=1025, routed)        1.580    -0.373    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X39Y139        LUT4 (Prop_lut4_I2_O)        0.054    -0.319 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3/O
                         net (fo=1, routed)           0.235    -0.084    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_3_n_0
    SLICE_X39Y140        LUT5 (Prop_lut5_I0_O)        0.137     0.053 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=10, routed)          0.648     0.701    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X41Y137        LUT5 (Prop_lut5_I0_O)        0.049     0.750 r  uart_rs_inst/uart_rx_inst/instruct[1][7]_i_1/O
                         net (fo=1, routed)           0.100     0.849    uart_rs_inst/uart_rx_inst_n_5
    SLICE_X41Y137        LUT6 (Prop_lut6_I0_O)        0.136     0.985 r  uart_rs_inst/xlnx_opt_LUT_instruct_reg[1][0]_CE_cooolgate_en_gate_1287/O
                         net (fo=8, routed)           0.695     1.681    uart_rs_inst/instruct_reg[1][0]_CE_cooolgate_en_sig_1162
    SLICE_X51Y134        FDRE                                         r  uart_rs_inst/instruct_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.255     8.292    uart_rs_inst/clk_out1
    SLICE_X51Y134        FDRE                                         r  uart_rs_inst/instruct_reg[1][5]/C
                         clock pessimism             -0.613     7.679    
                         clock uncertainty           -0.066     7.612    
    SLICE_X51Y134        FDRE (Setup_fdre_C_CE)      -0.201     7.411    uart_rs_inst/instruct_reg[1][5]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 i2c_config_m0/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.115ns (28.619%)  route 2.781ns (71.381%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 8.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.644    -2.020    i2c_config_m0/clk_out1
    SLICE_X19Y98         FDCE                                         r  i2c_config_m0/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDCE (Prop_fdce_C_Q)         0.223    -1.797 f  i2c_config_m0/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.457    -1.340    i2c_config_m0/timer_cnt_reg[11]
    SLICE_X18Y99         LUT4 (Prop_lut4_I0_O)        0.043    -1.297 f  i2c_config_m0/ms_cnt[15]_i_8/O
                         net (fo=2, routed)           0.541    -0.756    i2c_config_m0/ms_cnt[15]_i_8_n_0
    SLICE_X18Y97         LUT6 (Prop_lut6_I2_O)        0.043    -0.713 f  i2c_config_m0/xlnx_opt_LUT_ms_cnt[15]_i_3_1/O
                         net (fo=1, routed)           0.254    -0.459    i2c_config_m0/xlnx_opt_ms_cnt[15]_i_3_n_0_4
    SLICE_X18Y99         LUT6 (Prop_lut6_I5_O)        0.043    -0.416 f  i2c_config_m0/xlnx_opt_LUT_ms_cnt[15]_i_3_2/O
                         net (fo=1, routed)           0.638     0.222    i2c_config_m0/xlnx_opt_ms_cnt[15]_i_3_n_0_3
    SLICE_X18Y100        LUT6 (Prop_lut6_I3_O)        0.043     0.265 f  i2c_config_m0/xlnx_opt_LUT_ms_cnt[15]_i_3_6/O
                         net (fo=37, routed)          0.890     1.155    i2c_config_m0/ms_cnt[15]_i_3_n_0
    SLICE_X19Y96         LUT2 (Prop_lut2_I1_O)        0.043     1.198 r  i2c_config_m0/timer_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.198    i2c_config_m0/timer_cnt[0]_i_4_n_0
    SLICE_X19Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     1.391 r  i2c_config_m0/timer_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.391    i2c_config_m0/timer_cnt_reg[0]_i_2_n_0
    SLICE_X19Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.444 r  i2c_config_m0/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.444    i2c_config_m0/timer_cnt_reg[4]_i_1_n_0
    SLICE_X19Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.497 r  i2c_config_m0/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.497    i2c_config_m0/timer_cnt_reg[8]_i_1_n_0
    SLICE_X19Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.550 r  i2c_config_m0/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.551    i2c_config_m0/timer_cnt_reg[12]_i_1_n_0
    SLICE_X19Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.604 r  i2c_config_m0/timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.604    i2c_config_m0/timer_cnt_reg[16]_i_1_n_0
    SLICE_X19Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.657 r  i2c_config_m0/timer_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.657    i2c_config_m0/timer_cnt_reg[20]_i_1_n_0
    SLICE_X19Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.710 r  i2c_config_m0/timer_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    i2c_config_m0/timer_cnt_reg[24]_i_1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.876 r  i2c_config_m0/timer_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    i2c_config_m0/timer_cnt_reg[28]_i_1_n_6
    SLICE_X19Y103        FDCE                                         r  i2c_config_m0/timer_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.336     8.373    i2c_config_m0/clk_out1
    SLICE_X19Y103        FDCE                                         r  i2c_config_m0/timer_cnt_reg[29]/C
                         clock pessimism             -0.686     7.687    
                         clock uncertainty           -0.066     7.620    
    SLICE_X19Y103        FDCE (Setup_fdce_C_D)        0.049     7.669    i2c_config_m0/timer_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 i2c_config_m1/lut_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.803ns (20.538%)  route 3.107ns (79.462%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.525    -2.139    i2c_config_m1/clk_out1
    SLICE_X6Y109         FDCE                                         r  i2c_config_m1/lut_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.259    -1.880 r  i2c_config_m1/lut_index_reg[0]/Q
                         net (fo=30, routed)          1.619    -0.261    i2c_config_m1/i2c_master_top_m0/Q[0]
    SLICE_X6Y110         LUT6 (Prop_lut6_I0_O)        0.043    -0.218 r  i2c_config_m1/i2c_master_top_m0/g0_b9__0/O
                         net (fo=2, routed)           0.433     0.215    i2c_config_m1/i2c_master_top_m0_n_6
    SLICE_X5Y110         LUT6 (Prop_lut6_I1_O)        0.043     0.258 r  i2c_config_m1/xlnx_opt_LUT_state0_carry_i_4__0_1/O
                         net (fo=1, routed)           0.000     0.258    i2c_config_m1/state0_carry_i_4__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.517 r  i2c_config_m1/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.517    i2c_config_m1/state0_carry_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.594 f  i2c_config_m1/state0_carry__0/CO[1]
                         net (fo=3, routed)           0.502     1.096    i2c_config_m1/state0_carry__0_n_2
    SLICE_X3Y109         LUT6 (Prop_lut6_I0_O)        0.122     1.218 r  i2c_config_m1/ms_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.553     1.771    i2c_config_m1/ms_cnt
    SLICE_X4Y106         FDPE                                         r  i2c_config_m1/ms_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.390     8.427    i2c_config_m1/clk_out1
    SLICE_X4Y106         FDPE                                         r  i2c_config_m1/ms_cnt_reg[0]/C
                         clock pessimism             -0.590     7.837    
                         clock uncertainty           -0.066     7.770    
    SLICE_X4Y106         FDPE (Setup_fdpe_C_CE)      -0.201     7.569    i2c_config_m1/ms_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 i2c_config_m1/lut_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.803ns (20.538%)  route 3.107ns (79.462%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.525    -2.139    i2c_config_m1/clk_out1
    SLICE_X6Y109         FDCE                                         r  i2c_config_m1/lut_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.259    -1.880 r  i2c_config_m1/lut_index_reg[0]/Q
                         net (fo=30, routed)          1.619    -0.261    i2c_config_m1/i2c_master_top_m0/Q[0]
    SLICE_X6Y110         LUT6 (Prop_lut6_I0_O)        0.043    -0.218 r  i2c_config_m1/i2c_master_top_m0/g0_b9__0/O
                         net (fo=2, routed)           0.433     0.215    i2c_config_m1/i2c_master_top_m0_n_6
    SLICE_X5Y110         LUT6 (Prop_lut6_I1_O)        0.043     0.258 r  i2c_config_m1/xlnx_opt_LUT_state0_carry_i_4__0_1/O
                         net (fo=1, routed)           0.000     0.258    i2c_config_m1/state0_carry_i_4__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.517 r  i2c_config_m1/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.517    i2c_config_m1/state0_carry_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.594 f  i2c_config_m1/state0_carry__0/CO[1]
                         net (fo=3, routed)           0.502     1.096    i2c_config_m1/state0_carry__0_n_2
    SLICE_X3Y109         LUT6 (Prop_lut6_I0_O)        0.122     1.218 r  i2c_config_m1/ms_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.553     1.771    i2c_config_m1/ms_cnt
    SLICE_X4Y106         FDCE                                         r  i2c_config_m1/ms_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.390     8.427    i2c_config_m1/clk_out1
    SLICE_X4Y106         FDCE                                         r  i2c_config_m1/ms_cnt_reg[1]/C
                         clock pessimism             -0.590     7.837    
                         clock uncertainty           -0.066     7.770    
    SLICE_X4Y106         FDCE (Setup_fdce_C_CE)      -0.201     7.569    i2c_config_m1/ms_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                  5.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.096%)  route 0.297ns (69.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.675    -0.542    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X4Y102         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.442 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=7, routed)           0.297    -0.145    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.028    -0.117 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1__0/O
                         net (fo=1, routed)           0.000    -0.117    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X2Y98          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.969    -0.502    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X2Y98          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism              0.226    -0.276    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.087    -0.189    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.229ns (77.046%)  route 0.068ns (22.954%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.728    -0.489    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X4Y99          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100    -0.389 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/Q
                         net (fo=3, routed)           0.068    -0.322    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088    -0.234 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.233    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.192 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.192    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0[9]
    SLICE_X4Y100         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.896    -0.575    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X4Y100         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism              0.226    -0.349    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071    -0.278    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/read_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.156ns (37.736%)  route 0.257ns (62.264%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.644    -0.573    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X11Y100        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.100    -0.473 f  i2c_config_m0/i2c_master_top_m0/read_reg/Q
                         net (fo=8, routed)           0.145    -0.329    i2c_config_m0/i2c_master_top_m0/byte_controller/read_reg_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.028    -0.301 f  i2c_config_m0/i2c_master_top_m0/byte_controller/xlnx_opt_LUT_FSM_sequential_c_state[0]_i_2__0_1/O
                         net (fo=1, routed)           0.113    -0.188    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/start_reg_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I2_O)        0.028    -0.160 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_9
    SLICE_X9Y99          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.937    -0.534    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X9Y99          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.226    -0.308    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)         0.060    -0.248    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.146ns (35.099%)  route 0.270ns (64.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.644    -0.573    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X12Y101        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.118    -0.455 r  i2c_config_m0/i2c_master_top_m0/txr_reg[7]/Q
                         net (fo=1, routed)           0.270    -0.185    i2c_config_m0/i2c_master_top_m0/byte_controller/Q[7]
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.028    -0.157 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1_n_0
    SLICE_X13Y98         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.937    -0.534    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X13Y98         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/C
                         clock pessimism              0.226    -0.308    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.060    -0.248    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.555%)  route 0.291ns (69.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.644    -0.573    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X15Y100        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  i2c_config_m0/i2c_master_top_m0/txr_reg[5]/Q
                         net (fo=1, routed)           0.291    -0.182    i2c_config_m0/i2c_master_top_m0/byte_controller/Q[5]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.028    -0.154 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]_i_1_n_0
    SLICE_X13Y99         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.937    -0.534    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                         clock pessimism              0.226    -0.308    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.061    -0.247    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.126ns (27.658%)  route 0.330ns (72.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.644    -0.573    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X13Y100        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/Q
                         net (fo=1, routed)           0.330    -0.144    i2c_config_m0/i2c_master_top_m0/byte_controller/Q[1]
    SLICE_X12Y99         LUT4 (Prop_lut4_I0_O)        0.026    -0.118 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.937    -0.534    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X12Y99         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
                         clock pessimism              0.226    -0.308    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.096    -0.212    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.240ns (77.865%)  route 0.068ns (22.135%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.728    -0.489    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X4Y99          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100    -0.389 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/Q
                         net (fo=3, routed)           0.068    -0.322    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088    -0.234 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.233    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.181 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.181    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0[11]
    SLICE_X4Y100         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.896    -0.575    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X4Y100         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism              0.226    -0.349    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071    -0.278    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (27.997%)  route 0.329ns (72.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.644    -0.573    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X11Y102        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  i2c_config_m0/i2c_master_top_m0/txr_reg[0]/Q
                         net (fo=1, routed)           0.329    -0.144    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/Q[0]
    SLICE_X12Y99         LUT4 (Prop_lut4_I0_O)        0.028    -0.116 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_5
    SLICE_X12Y99         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.937    -0.534    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X12Y99         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/C
                         clock pessimism              0.226    -0.308    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.087    -0.221    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.248ns (78.425%)  route 0.068ns (21.575%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.728    -0.489    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X4Y99          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100    -0.389 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/Q
                         net (fo=3, routed)           0.068    -0.322    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088    -0.234 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.233    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0_carry__0_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.173 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.173    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt0[10]
    SLICE_X4Y100         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.896    -0.575    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X4Y100         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism              0.226    -0.349    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071    -0.278    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.146ns (33.660%)  route 0.288ns (66.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.644    -0.573    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X14Y100        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDCE (Prop_fdce_C_Q)         0.118    -0.455 r  i2c_config_m0/i2c_master_top_m0/txr_reg[2]/Q
                         net (fo=1, routed)           0.288    -0.167    i2c_config_m0/i2c_master_top_m0/byte_controller/Q[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.028    -0.139 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[2]_i_1_n_0
    SLICE_X13Y99         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.937    -0.534    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/C
                         clock pessimism              0.226    -0.308    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.060    -0.248    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    sys_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y131    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X14Y140    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X10Y131    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y143    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y135    EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X13Y133    EEPROM_8b_m0/I2C_SlaveController/dScl_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X17Y133    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X17Y133    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X14Y140    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y131    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X12Y135    EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y133    EEPROM_8b_m0/I2C_SlaveController/dScl_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X17Y133    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X17Y133    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X17Y133    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X14Y132    EEPROM_8b_m0/sState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X16Y120    EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X17Y122    EEPROM_8b_m1/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y134    EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X13Y133    EEPROM_8b_m0/I2C_SlaveController/END_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X14Y133    EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X15Y133    EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y133    EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y131    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y131    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y131    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X13Y131    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X12Y143    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.309ns (7.720%)  route 3.694ns (92.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 3.298 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.825     1.734    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.261     3.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
                         clock pessimism             -0.613     2.685    
                         clock uncertainty           -0.060     2.624    
    SLICE_X58Y101        FDRE (Setup_fdre_C_CE)      -0.178     2.446    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.309ns (7.720%)  route 3.694ns (92.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 3.298 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.825     1.734    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.261     3.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism             -0.613     2.685    
                         clock uncertainty           -0.060     2.624    
    SLICE_X58Y101        FDRE (Setup_fdre_C_CE)      -0.178     2.446    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.309ns (7.720%)  route 3.694ns (92.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 3.298 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.825     1.734    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.261     3.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                         clock pessimism             -0.613     2.685    
                         clock uncertainty           -0.060     2.624    
    SLICE_X58Y101        FDRE (Setup_fdre_C_CE)      -0.178     2.446    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.309ns (7.720%)  route 3.694ns (92.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 3.298 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.825     1.734    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.261     3.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism             -0.613     2.685    
                         clock uncertainty           -0.060     2.624    
    SLICE_X58Y101        FDRE (Setup_fdre_C_CE)      -0.178     2.446    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.309ns (7.720%)  route 3.694ns (92.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 3.298 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.825     1.734    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.261     3.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism             -0.613     2.685    
                         clock uncertainty           -0.060     2.624    
    SLICE_X58Y101        FDRE (Setup_fdre_C_CE)      -0.178     2.446    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.309ns (7.720%)  route 3.694ns (92.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 3.298 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.825     1.734    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.261     3.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                         clock pessimism             -0.613     2.685    
                         clock uncertainty           -0.060     2.624    
    SLICE_X58Y101        FDRE (Setup_fdre_C_CE)      -0.178     2.446    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.309ns (7.723%)  route 3.692ns (92.277%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 3.297 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.824     1.732    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X62Y102        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.260     3.297    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X62Y102        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism             -0.613     2.684    
                         clock uncertainty           -0.060     2.623    
    SLICE_X62Y102        FDRE (Setup_fdre_C_CE)      -0.178     2.445    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.309ns (7.723%)  route 3.692ns (92.277%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 3.297 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.824     1.732    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X62Y102        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.260     3.297    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X62Y102        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism             -0.613     2.684    
                         clock uncertainty           -0.060     2.623    
    SLICE_X62Y102        FDRE (Setup_fdre_C_CE)      -0.178     2.445    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.309ns (7.869%)  route 3.618ns (92.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 3.298 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.750     1.658    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.261     3.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                         clock pessimism             -0.613     2.685    
                         clock uncertainty           -0.060     2.624    
    SLICE_X60Y101        FDRE (Setup_fdre_C_CE)      -0.201     2.423    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          2.423    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.309ns (7.869%)  route 3.618ns (92.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 3.298 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.395    -2.269    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.223    -2.046 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=182, routed)         2.144     0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_daddr_o[0]
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.043     0.141 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/xsdb_reg[15]_i_3__2/O
                         net (fo=6, routed)           0.725     0.865    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X55Y107        LUT6 (Prop_lut6_I2_O)        0.043     0.908 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1/O
                         net (fo=16, routed)          0.750     1.658    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.261     3.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y101        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism             -0.613     2.685    
                         clock uncertainty           -0.060     2.624    
    SLICE_X60Y101        FDRE (Setup_fdre_C_CE)      -0.201     2.423    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          2.423    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                  0.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.590    -0.627    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X53Y117        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.527 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.054    -0.474    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[15]
    SLICE_X52Y117        LUT6 (Prop_lut6_I5_O)        0.028    -0.446 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[14]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.446    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[14]_i_1__2_n_0
    SLICE_X52Y117        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.807    -0.664    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X52Y117        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.048    -0.616    
    SLICE_X52Y117        FDRE (Hold_fdre_C_D)         0.087    -0.529    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.590    -0.627    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X51Y117        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.527 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.474    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[5]
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.028    -0.446 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.446    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[4]_i_1__2_n_0
    SLICE_X50Y117        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.807    -0.664    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X50Y117        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.048    -0.616    
    SLICE_X50Y117        FDRE (Hold_fdre_C_D)         0.087    -0.529    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.590    -0.627    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X67Y112        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.527 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.055    -0.473    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg_n_0_[12]
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.028    -0.445 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[11]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.445    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[11]_i_1__5_n_0
    SLICE_X66Y112        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.809    -0.662    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X66Y112        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.046    -0.616    
    SLICE_X66Y112        FDRE (Hold_fdre_C_D)         0.087    -0.529    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/trace_data_ack_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/trace_data_ack_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.091ns (32.736%)  route 0.187ns (67.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.591    -0.626    plot_m1/ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X81Y113        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/trace_data_ack_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE (Prop_fdre_C_Q)         0.091    -0.535 r  plot_m1/ila_0_inst/inst/ila_core_inst/trace_data_ack_reg[0]/Q
                         net (fo=1, routed)           0.187    -0.348    plot_m1/ila_0_inst/inst/ila_core_inst/trace_data_ack_reg_n_0_[0]
    SLICE_X78Y112        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/trace_data_ack_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.806    -0.665    plot_m1/ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X78Y112        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/trace_data_ack_reg[1]/C
                         clock pessimism              0.226    -0.439    
    SLICE_X78Y112        FDRE (Hold_fdre_C_D)        -0.001    -0.440    plot_m1/ila_0_inst/inst/ila_core_inst/trace_data_ack_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.091ns (32.755%)  route 0.187ns (67.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.590    -0.627    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X85Y118        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.091    -0.536 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/Q
                         net (fo=3, routed)           0.187    -0.349    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[28]
    SLICE_X79Y118        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.801    -0.670    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X79Y118        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]/C
                         clock pessimism              0.226    -0.444    
    SLICE_X79Y118        FDRE (Hold_fdre_C_D)         0.002    -0.442    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.974%)  route 0.218ns (63.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.591    -0.626    plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X80Y113        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.100    -0.526 f  plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[5]/Q
                         net (fo=7, routed)           0.218    -0.308    plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]
    SLICE_X77Y113        LUT5 (Prop_lut5_I3_O)        0.028    -0.280 r  plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.280    plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[2]
    SLICE_X77Y113        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.806    -0.665    plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X77Y113        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/C
                         clock pessimism              0.226    -0.439    
    SLICE_X77Y113        FDRE (Hold_fdre_C_D)         0.060    -0.379    plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.961%)  route 0.228ns (64.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.592    -0.625    plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X71Y106        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.100    -0.525 r  plot_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.228    -0.297    plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_reset_addr[5]
    SLICE_X81Y109        LUT5 (Prop_lut5_I0_O)        0.028    -0.269 r  plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[5]_i_1_n_0
    SLICE_X81Y109        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.813    -0.658    plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X81Y109        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.226    -0.432    
    SLICE_X81Y109        FDRE (Hold_fdre_C_D)         0.060    -0.372    plot_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.620    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1[0]
    SLICE_X45Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.837    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
                         clock pessimism              0.037    -0.597    
    SLICE_X45Y121        FDRE (Hold_fdre_C_D)         0.047    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.626    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X45Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1[0]
    SLICE_X45Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.844    -0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X45Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/C
                         clock pessimism              0.036    -0.591    
    SLICE_X45Y114        FDRE (Hold_fdre_C_D)         0.047    -0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.631    -0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X39Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.100    -0.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X39Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.851    -0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X39Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.034    -0.586    
    SLICE_X39Y105        FDCE (Hold_fdce_C_D)         0.047    -0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X4Y46     plot_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y23     plot_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y23     plot_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X4Y46     plot_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y23     plot_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X5Y23     plot_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    sys_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X45Y121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X42Y122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll
  To Clock:  clkfbout_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    sys_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :         1709  Failing Endpoints,  Worst Slack       -1.127ns,  Total Violation     -795.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 0.223ns (2.912%)  route 7.435ns (97.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 11.345 - 6.667 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.391     4.631    plot_m1/clk
    SLICE_X64Y141        FDCE                                         r  plot_m1/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDCE (Prop_fdce_C_Q)         0.223     4.854 r  plot_m1/addrb_reg[7]/Q
                         net (fo=352, routed)         7.435    12.289    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y3          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.691    11.345    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.268    11.614    
                         clock uncertainty           -0.035    11.578    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416    11.162    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -1.127    

Slack (VIOLATED) :        -1.120ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 0.223ns (2.916%)  route 7.425ns (97.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 11.342 - 6.667 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.391     4.631    plot_m1/clk
    SLICE_X64Y141        FDCE                                         r  plot_m1/addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDCE (Prop_fdce_C_Q)         0.223     4.854 r  plot_m1/addrb_reg[6]/Q
                         net (fo=352, routed)         7.425    12.279    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y5          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.688    11.342    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    11.611    
                         clock uncertainty           -0.035    11.575    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416    11.159    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 plot_m1/addra_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 0.223ns (3.021%)  route 7.159ns (96.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 10.953 - 6.667 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.219     4.459    plot_m1/clk
    SLICE_X75Y154        FDCE                                         r  plot_m1/addra_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDCE (Prop_fdce_C_Q)         0.223     4.682 r  plot_m1/addra_reg[9]/Q
                         net (fo=208, routed)         7.159    11.841    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y52         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.299    10.953    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y52         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.207    
                         clock uncertainty           -0.035    11.171    
    RAMB36_X1Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.755    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                 -1.086    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 plot_m1/win_pos_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/dina_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 4.844ns (62.802%)  route 2.869ns (37.198%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 10.750 - 6.667 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.237     4.477    plot_m1/clk
    SLICE_X107Y165       FDCE                                         r  plot_m1/win_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y165       FDCE (Prop_fdce_C_Q)         0.223     4.700 r  plot_m1/win_pos_x_reg[5]/Q
                         net (fo=8, routed)           0.457     5.157    plot_m1/win_pos_x_reg_n_0_[5]
    SLICE_X107Y167       LUT4 (Prop_lut4_I3_O)        0.043     5.200 r  plot_m1/distance_sq0_i_17/O
                         net (fo=1, routed)           0.000     5.200    plot_m1/distance_sq0_i_17_n_0
    SLICE_X107Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.467 r  plot_m1/distance_sq0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.467    plot_m1/distance_sq0_i_2_n_0
    SLICE_X107Y168       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.616 r  plot_m1/distance_sq0_i_1/O[3]
                         net (fo=26, routed)          0.524     6.140    plot_m1/distance_sq0_i_1_n_4
    DSP48_X3Y68          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      2.956     9.096 r  plot_m1/distance_sq0/PCOUT[47]
                         net (fo=1, routed)           0.000     9.096    plot_m1/distance_sq0_n_106
    DSP48_X3Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.077    10.173 f  plot_m1/distance_sq/P[30]
                         net (fo=1, routed)           0.647    10.820    plot_m1/distance_sq_n_75
    SLICE_X104Y172       LUT6 (Prop_lut6_I5_O)        0.043    10.863 f  plot_m1/xlnx_opt_LUT_dina[23]_i_4_3/O
                         net (fo=1, routed)           0.261    11.124    plot_m1/xlnx_opt_dina[23]_i_4_n_0
    SLICE_X105Y172       LUT4 (Prop_lut4_I3_O)        0.043    11.167 f  plot_m1/xlnx_opt_LUT_dina[23]_i_4_4/O
                         net (fo=24, routed)          0.980    12.147    plot_m1/dina[23]_i_4_n_0
    SLICE_X82Y159        LUT6 (Prop_lut6_I2_O)        0.043    12.190 r  plot_m1/dina[19]_i_1/O
                         net (fo=1, routed)           0.000    12.190    plot_m1/dina[19]_i_1_n_0
    SLICE_X82Y159        FDCE                                         r  plot_m1/dina_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.096    10.750    plot_m1/clk
    SLICE_X82Y159        FDCE                                         r  plot_m1/dina_reg[19]/C
                         clock pessimism              0.339    11.089    
                         clock uncertainty           -0.035    11.054    
    SLICE_X82Y159        FDCE (Setup_fdce_C_D)        0.064    11.118    plot_m1/dina_reg[19]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 plot_m1/addra_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 0.223ns (3.108%)  route 6.951ns (96.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 10.956 - 6.667 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.390     4.630    plot_m1/clk
    SLICE_X77Y142        FDCE                                         r  plot_m1/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y142        FDCE (Prop_fdce_C_Q)         0.223     4.853 r  plot_m1/addra_reg[8]/Q
                         net (fo=208, routed)         6.951    11.804    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y51         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.302    10.956    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y51         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.210    
                         clock uncertainty           -0.035    11.174    
    RAMB36_X1Y51         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416    10.758    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                         -11.804    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.039ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 0.223ns (3.060%)  route 7.065ns (96.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 11.079 - 6.667 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.392     4.632    plot_m1/clk
    SLICE_X64Y142        FDCE                                         r  plot_m1/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y142        FDCE (Prop_fdce_C_Q)         0.223     4.855 r  plot_m1/addrb_reg[10]/Q
                         net (fo=352, routed)         7.065    11.920    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X4Y63         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.425    11.079    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y63         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    11.333    
                         clock uncertainty           -0.035    11.297    
    RAMB36_X4Y63         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    10.881    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                 -1.039    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 0.223ns (3.140%)  route 6.879ns (96.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 10.895 - 6.667 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.392     4.632    plot_m1/clk
    SLICE_X64Y142        FDCE                                         r  plot_m1/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y142        FDCE (Prop_fdce_C_Q)         0.223     4.855 r  plot_m1/addrb_reg[10]/Q
                         net (fo=352, routed)         6.879    11.734    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y56         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.241    10.895    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y56         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    11.149    
                         clock uncertainty           -0.035    11.113    
    RAMB36_X3Y56         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    10.697    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 0.223ns (3.087%)  route 7.000ns (96.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 11.024 - 6.667 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.392     4.632    plot_m1/clk
    SLICE_X64Y142        FDCE                                         r  plot_m1/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y142        FDCE (Prop_fdce_C_Q)         0.223     4.855 r  plot_m1/addrb_reg[10]/Q
                         net (fo=352, routed)         7.000    11.855    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y64         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.370    11.024    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y64         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    11.278    
                         clock uncertainty           -0.035    11.242    
    RAMB36_X3Y64         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    10.826    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 0.223ns (2.957%)  route 7.318ns (97.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 11.341 - 6.667 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.391     4.631    plot_m1/clk
    SLICE_X64Y141        FDCE                                         r  plot_m1/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDCE (Prop_fdce_C_Q)         0.223     4.854 r  plot_m1/addrb_reg[7]/Q
                         net (fo=352, routed)         7.318    12.172    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y4          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.687    11.341    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.268    11.610    
                         clock uncertainty           -0.035    11.574    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416    11.158    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/dina_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 1.749ns (25.093%)  route 5.221ns (74.907%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 10.742 - 6.667 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.831     5.071    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     5.831 r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     5.896    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     6.215 r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.635     8.851    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_6[0]
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.043     8.894 r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.894    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X79Y104        MUXF7 (Prop_muxf7_I0_O)      0.107     9.001 r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=8, routed)           0.641     9.642    plot_m1/current_pixel_theta[2]
    SLICE_X82Y107        LUT4 (Prop_lut4_I0_O)        0.124     9.766 r  plot_m1/dina[23]_i_96/O
                         net (fo=1, routed)           0.000     9.766    plot_m1/dina[23]_i_96_n_0
    SLICE_X82Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.022 r  plot_m1/dina_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.022    plot_m1/dina_reg[23]_i_56_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.076 r  plot_m1/dina_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.569    10.645    plot_m1/dina4
    SLICE_X82Y112        LUT5 (Prop_lut5_I4_O)        0.043    10.688 r  plot_m1/dina[23]_i_7/O
                         net (fo=24, routed)          1.310    11.998    plot_m1/dina[23]_i_7_n_0
    SLICE_X82Y170        LUT6 (Prop_lut6_I5_O)        0.043    12.041 r  plot_m1/dina[20]_i_1/O
                         net (fo=1, routed)           0.000    12.041    plot_m1/dina[20]_i_1_n_0
    SLICE_X82Y170        FDCE                                         r  plot_m1/dina_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.088    10.742    plot_m1/clk
    SLICE_X82Y170        FDCE                                         r  plot_m1/dina_reg[20]/C
                         clock pessimism              0.266    11.008    
                         clock uncertainty           -0.035    10.973    
    SLICE_X82Y170        FDCE (Setup_fdce_C_D)        0.064    11.037    plot_m1/dina_reg[20]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                 -1.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 overlay_m1/osd_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.100ns (19.701%)  route 0.408ns (80.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.577     1.758    overlay_m1/vout1_clk_OBUF
    SLICE_X49Y150        FDRE                                         r  overlay_m1/osd_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.100     1.858 r  overlay_m1/osd_ram_addr_reg[6]/Q
                         net (fo=1, routed)           0.408     2.266    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y57         RAMB18E1                                     r  overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.845     2.293    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y57         RAMB18E1                                     r  overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     2.018    
    RAMB18_X2Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.201    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.581     1.762    plot_m1/scale_p/clk
    SLICE_X75Y128        FDRE                                         r  plot_m1/scale_p/scale_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.100     1.862 r  plot_m1/scale_p/scale_d0_reg[7]/Q
                         net (fo=1, routed)           0.054     1.916    plot_m1/scale_p/scale_d0_reg_n_0_[7]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.028     1.944 r  plot_m1/scale_p/scale[7]_i_2/O
                         net (fo=1, routed)           0.000     1.944    plot_m1/scale_p/p_1_in[7]
    SLICE_X74Y128        FDCE                                         r  plot_m1/scale_p/scale_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.799     2.247    plot_m1/scale_p/clk
    SLICE_X74Y128        FDCE                                         r  plot_m1/scale_p/scale_reg[7]/C
                         clock pessimism             -0.474     1.773    
    SLICE_X74Y128        FDCE (Hold_fdce_C_D)         0.087     1.860    plot_m1/scale_p/scale_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 overlay_m1/D1_START_X_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/D1_START_X_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.126%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.592     1.773    overlay_m1/vout1_clk_OBUF
    SLICE_X67Y141        FDRE                                         r  overlay_m1/D1_START_X_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.100     1.873 r  overlay_m1/D1_START_X_d0_reg[14]/Q
                         net (fo=1, routed)           0.055     1.928    uart_rs_inst/D1_START_X_d0_reg[16][14]
    SLICE_X66Y141        LUT3 (Prop_lut3_I2_O)        0.028     1.956 r  uart_rs_inst/D1_START_X[14]_i_1/O
                         net (fo=1, routed)           0.000     1.956    overlay_m1/D1_START_X_d0_reg[16]_0[14]
    SLICE_X66Y141        FDCE                                         r  overlay_m1/D1_START_X_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.812     2.260    overlay_m1/vout1_clk_OBUF
    SLICE_X66Y141        FDCE                                         r  overlay_m1/D1_START_X_reg[14]/C
                         clock pessimism             -0.476     1.784    
    SLICE_X66Y141        FDCE (Hold_fdce_C_D)         0.087     1.871    overlay_m1/D1_START_X_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 overlay_m1/osd_ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.100ns (18.910%)  route 0.429ns (81.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.576     1.757    overlay_m1/vout1_clk_OBUF
    SLICE_X49Y156        FDRE                                         r  overlay_m1/osd_ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y156        FDRE (Prop_fdre_C_Q)         0.100     1.857 r  overlay_m1/osd_ram_addr_reg[13]/Q
                         net (fo=1, routed)           0.429     2.286    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X2Y57         RAMB18E1                                     r  overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.845     2.293    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y57         RAMB18E1                                     r  overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     2.018    
    RAMB18_X2Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.201    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 overlay_m1/current_object_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_dis_values_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.133ns (43.750%)  route 0.171ns (56.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.596     1.777    overlay_m1/vout1_clk_OBUF
    SLICE_X55Y149        FDRE                                         r  overlay_m1/current_object_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.877 r  overlay_m1/current_object_id_reg[3]/Q
                         net (fo=3, routed)           0.171     2.048    overlay_m1/current_object_id_reg_n_0_[3]
    SLICE_X55Y152        LUT2 (Prop_lut2_I0_O)        0.033     2.081 r  overlay_m1/mouse_dis_values[2][5]_i_1/O
                         net (fo=1, routed)           0.000     2.081    overlay_m1/mouse_dis_values[2][5]_i_1_n_0
    SLICE_X55Y152        FDCE                                         r  overlay_m1/mouse_dis_values_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.743     2.191    overlay_m1/vout1_clk_OBUF
    SLICE_X55Y152        FDCE                                         r  overlay_m1/mouse_dis_values_reg[2][5]/C
                         clock pessimism             -0.275     1.916    
    SLICE_X55Y152        FDCE (Hold_fdce_C_D)         0.075     1.991    overlay_m1/mouse_dis_values_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 plot_m1/angle_end_d0_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/angle_end_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.678%)  route 0.061ns (32.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.585     1.766    plot_m1/clk
    SLICE_X71Y118        FDPE                                         r  plot_m1/angle_end_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDPE (Prop_fdpe_C_Q)         0.100     1.866 r  plot_m1/angle_end_d0_reg[11]/Q
                         net (fo=2, routed)           0.061     1.927    plot_m1/angle_end_d0[11]
    SLICE_X70Y118        LUT6 (Prop_lut6_I4_O)        0.028     1.955 r  plot_m1/angle_end[11]_i_1/O
                         net (fo=1, routed)           0.000     1.955    plot_m1/angle_end[11]_i_1_n_0
    SLICE_X70Y118        FDPE                                         r  plot_m1/angle_end_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.803     2.251    plot_m1/clk
    SLICE_X70Y118        FDPE                                         r  plot_m1/angle_end_reg[11]/C
                         clock pessimism             -0.474     1.777    
    SLICE_X70Y118        FDPE (Hold_fdpe_C_D)         0.087     1.864    plot_m1/angle_end_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 plot_m1/angle_end_d0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/angle_end_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.585     1.766    plot_m1/clk
    SLICE_X71Y118        FDCE                                         r  plot_m1/angle_end_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDCE (Prop_fdce_C_Q)         0.100     1.866 r  plot_m1/angle_end_d0_reg[12]/Q
                         net (fo=2, routed)           0.062     1.928    plot_m1/angle_end_d0[12]
    SLICE_X70Y118        LUT6 (Prop_lut6_I4_O)        0.028     1.956 r  plot_m1/angle_end[12]_i_1/O
                         net (fo=1, routed)           0.000     1.956    plot_m1/angle_end[12]_i_1_n_0
    SLICE_X70Y118        FDCE                                         r  plot_m1/angle_end_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.803     2.251    plot_m1/clk
    SLICE_X70Y118        FDCE                                         r  plot_m1/angle_end_reg[12]/C
                         clock pessimism             -0.474     1.777    
    SLICE_X70Y118        FDCE (Hold_fdce_C_D)         0.087     1.864    plot_m1/angle_end_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 overlay_m1/osd_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.100ns (18.624%)  route 0.437ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.576     1.757    overlay_m1/vout1_clk_OBUF
    SLICE_X48Y155        FDRE                                         r  overlay_m1/osd_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.100     1.857 r  overlay_m1/osd_ram_addr_reg[10]/Q
                         net (fo=1, routed)           0.437     2.294    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y57         RAMB18E1                                     r  overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.845     2.293    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y57         RAMB18E1                                     r  overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     2.018    
    RAMB18_X2Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.201    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 overlay_m1/osd_ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.100ns (18.536%)  route 0.439ns (81.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.576     1.757    overlay_m1/vout1_clk_OBUF
    SLICE_X49Y156        FDRE                                         r  overlay_m1/osd_ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y156        FDRE (Prop_fdre_C_Q)         0.100     1.857 r  overlay_m1/osd_ram_addr_reg[12]/Q
                         net (fo=1, routed)           0.439     2.297    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y57         RAMB18E1                                     r  overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.845     2.293    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y57         RAMB18E1                                     r  overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     2.018    
    RAMB18_X2Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.201    overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 overlay_m1/current_object_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_dis_values_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.810%)  route 0.171ns (57.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.596     1.777    overlay_m1/vout1_clk_OBUF
    SLICE_X55Y149        FDRE                                         r  overlay_m1/current_object_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.877 r  overlay_m1/current_object_id_reg[3]/Q
                         net (fo=3, routed)           0.171     2.048    overlay_m1/current_object_id_reg_n_0_[3]
    SLICE_X55Y152        LUT2 (Prop_lut2_I1_O)        0.028     2.076 r  overlay_m1/mouse_dis_values[2][3]_i_1/O
                         net (fo=1, routed)           0.000     2.076    overlay_m1/mouse_dis_values[2][3]_i_1_n_0
    SLICE_X55Y152        FDCE                                         r  overlay_m1/mouse_dis_values_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.743     2.191    overlay_m1/vout1_clk_OBUF
    SLICE_X55Y152        FDCE                                         r  overlay_m1/mouse_dis_values_reg[2][3]/C
                         clock pessimism             -0.275     1.916    
    SLICE_X55Y152        FDCE (Hold_fdce_C_D)         0.060     1.976    overlay_m1/mouse_dis_values_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vin1_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         6.667
Sources:            { vin1_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y5    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y8    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y8    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y6    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y9    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y9    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X1Y4    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X2Y26   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X2Y26   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X1Y5    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X54Y164  plot_m1/i_data_d1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y165  plot_m1/i_data_d1_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y165  plot_m1/i_data_d1_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y165  plot_m1/i_data_d1_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y165  plot_m1/i_data_d1_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y165  plot_m1/i_data_d1_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y165  plot_m1/i_data_d1_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y165  plot_m1/i_data_d1_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y165  plot_m1/i_data_d1_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X56Y165  plot_m1/i_data_d1_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X50Y156  overlay_m1/d1_region_active_d1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X50Y156  overlay_m1/d1_region_active_d1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X50Y156  overlay_m1/d1_region_active_d1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X50Y156  overlay_m1/d1_region_active_d1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X50Y156  overlay_m1/d1_region_active_d1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X50Y156  overlay_m1/d1_region_active_d1_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X50Y156  overlay_m1/d1_region_active_d1_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X50Y156  overlay_m1/d1_region_active_d1_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X2Y67    plot_m1/hs_d1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X54Y164  plot_m1/i_data_d1_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.223ns (5.801%)  route 3.621ns (94.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 3.312 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.449    -2.215    uart_rs_inst/clk_out1
    SLICE_X45Y135        FDRE                                         r  uart_rs_inst/signal_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.223    -1.992 r  uart_rs_inst/signal_reg_reg[0]/Q
                         net (fo=95, routed)          3.621     1.629    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[0]
    SLICE_X106Y116       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.275     3.312    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X106Y116       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism             -0.836     2.476    
                         clock uncertainty           -0.186     2.289    
    SLICE_X106Y116       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     2.258    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                          2.258    
                         arrival time                          -1.629    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.223ns (5.923%)  route 3.542ns (94.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 3.312 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.448    -2.216    uart_rs_inst/clk_out1
    SLICE_X44Y134        FDRE                                         r  uart_rs_inst/signal_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.223    -1.993 r  uart_rs_inst/signal_reg_reg[3]/Q
                         net (fo=144, routed)         3.542     1.549    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[3]
    SLICE_X106Y116       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.275     3.312    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X106Y116       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism             -0.836     2.476    
                         clock uncertainty           -0.186     2.289    
    SLICE_X106Y116       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     2.255    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          2.255    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.223ns (6.047%)  route 3.465ns (93.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 3.312 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.451    -2.213    uart_rs_inst/clk_out1
    SLICE_X44Y136        FDRE                                         r  uart_rs_inst/signal_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.223    -1.990 r  uart_rs_inst/signal_reg_reg[2]/Q
                         net (fo=179, routed)         3.465     1.474    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[2]
    SLICE_X106Y116       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.275     3.312    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X106Y116       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism             -0.836     2.476    
                         clock uncertainty           -0.186     2.289    
    SLICE_X106Y116       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     2.242    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                          2.242    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.223ns (6.050%)  route 3.463ns (93.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 3.312 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.447    -2.217    uart_rs_inst/clk_out1
    SLICE_X48Y135        FDRE                                         r  uart_rs_inst/signal_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.223    -1.994 r  uart_rs_inst/signal_reg_reg[1]/Q
                         net (fo=165, routed)         3.463     1.469    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[1]
    SLICE_X106Y116       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.275     3.312    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X106Y116       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism             -0.836     2.476    
                         clock uncertainty           -0.186     2.289    
    SLICE_X106Y116       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     2.259    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                          2.259    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.266ns (7.879%)  route 3.110ns (92.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 3.288 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.448    -2.216    uart_rs_inst/clk_out1
    SLICE_X44Y134        FDRE                                         r  uart_rs_inst/signal_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.223    -1.993 r  uart_rs_inst/signal_reg_reg[3]/Q
                         net (fo=144, routed)         3.110     1.117    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[3]
    SLICE_X63Y118        LUT3 (Prop_lut3_I1_O)        0.043     1.160 r  plot_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.160    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X63Y118        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.251     3.288    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X63Y118        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.836     2.452    
                         clock uncertainty           -0.186     2.265    
    SLICE_X63Y118        FDRE (Setup_fdre_C_D)        0.033     2.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.266ns (9.348%)  route 2.580ns (90.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 3.289 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.451    -2.213    uart_rs_inst/clk_out1
    SLICE_X44Y136        FDRE                                         r  uart_rs_inst/signal_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.223    -1.990 r  uart_rs_inst/signal_reg_reg[2]/Q
                         net (fo=179, routed)         2.580     0.589    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[2]
    SLICE_X61Y119        LUT3 (Prop_lut3_I1_O)        0.043     0.632 r  plot_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.632    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X61Y119        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.252     3.289    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X61Y119        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.836     2.453    
                         clock uncertainty           -0.186     2.266    
    SLICE_X61Y119        FDRE (Setup_fdre_C_D)        0.034     2.300    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.300    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 uart_rs_inst/value_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.223ns (8.446%)  route 2.417ns (91.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 3.300 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.453    -2.211    uart_rs_inst/clk_out1
    SLICE_X41Y136        FDRE                                         r  uart_rs_inst/value_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.223    -1.988 r  uart_rs_inst/value_reg_reg[5]/Q
                         net (fo=22, routed)          2.417     0.429    plot_m1/ila_0_inst/inst/ila_core_inst/probe2[5]
    SLICE_X86Y116        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.263     3.300    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X86Y116        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism             -0.836     2.464    
                         clock uncertainty           -0.186     2.277    
    SLICE_X86Y116        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     2.251    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          2.251    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 uart_rs_inst/value_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.259ns (10.169%)  route 2.288ns (89.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.390    -2.274    uart_rs_inst/clk_out1
    SLICE_X50Y137        FDRE                                         r  uart_rs_inst/value_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_fdre_C_Q)         0.259    -2.015 r  uart_rs_inst/value_reg_reg[19]/Q
                         net (fo=15, routed)          2.288     0.273    plot_m1/ila_0_inst/inst/ila_core_inst/probe2[19]
    SLICE_X106Y117       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.274     3.311    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X106Y117       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
                         clock pessimism             -0.836     2.475    
                         clock uncertainty           -0.186     2.288    
    SLICE_X106Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     2.254    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8
  -------------------------------------------------------------------
                         required time                          2.254    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.266ns (10.815%)  route 2.194ns (89.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 3.288 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.449    -2.215    uart_rs_inst/clk_out1
    SLICE_X45Y135        FDRE                                         r  uart_rs_inst/signal_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.223    -1.992 r  uart_rs_inst/signal_reg_reg[0]/Q
                         net (fo=95, routed)          2.194     0.201    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[0]
    SLICE_X64Y119        LUT3 (Prop_lut3_I1_O)        0.043     0.244 r  plot_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.244    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X64Y119        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.251     3.288    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y119        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.836     2.452    
                         clock uncertainty           -0.186     2.265    
    SLICE_X64Y119        FDRE (Setup_fdre_C_D)        0.033     2.298    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 uart_rs_inst/value_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.223ns (9.074%)  route 2.235ns (90.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 3.305 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.273ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.391    -2.273    uart_rs_inst/clk_out1
    SLICE_X53Y137        FDRE                                         r  uart_rs_inst/value_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.050 r  uart_rs_inst/value_reg_reg[30]/Q
                         net (fo=9, routed)           2.235     0.184    plot_m1/ila_0_inst/inst/ila_core_inst/probe2[30]
    SLICE_X102Y118       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.268     3.305    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X102Y118       SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism             -0.836     2.469    
                         clock uncertainty           -0.186     2.282    
    SLICE_X102Y118       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     2.246    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                          2.246    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  2.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.146ns (21.788%)  route 0.524ns (78.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.591    -0.626    uart_rs_inst/clk_out1
    SLICE_X56Y134        FDRE                                         r  uart_rs_inst/signal_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y134        FDRE (Prop_fdre_C_Q)         0.118    -0.508 r  uart_rs_inst/signal_reg_reg[5]/Q
                         net (fo=5, routed)           0.524     0.016    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[5]
    SLICE_X64Y119        LUT3 (Prop_lut3_I1_O)        0.028     0.044 r  plot_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.044    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X64Y119        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.803    -0.668    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y119        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.325    -0.343    
                         clock uncertainty            0.186    -0.157    
    SLICE_X64Y119        FDRE (Hold_fdre_C_D)         0.061    -0.096    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.118ns (17.908%)  route 0.541ns (82.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.592    -0.625    uart_rs_inst/clk_out1
    SLICE_X52Y135        FDRE                                         r  uart_rs_inst/value_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y135        FDRE (Prop_fdre_C_Q)         0.118    -0.507 r  uart_rs_inst/value_reg_reg[16]/Q
                         net (fo=15, routed)          0.541     0.034    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[9]
    SLICE_X53Y122        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.802    -0.669    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X53Y122        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism              0.325    -0.344    
                         clock uncertainty            0.186    -0.158    
    SLICE_X53Y122        FDRE (Hold_fdre_C_D)         0.032    -0.126    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.128ns (18.425%)  route 0.567ns (81.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.591    -0.626    uart_rs_inst/clk_out1
    SLICE_X57Y135        FDRE                                         r  uart_rs_inst/signal_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.526 r  uart_rs_inst/signal_reg_reg[6]/Q
                         net (fo=5, routed)           0.567     0.041    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[6]
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.028     0.069 r  plot_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.069    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X60Y119        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.804    -0.667    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X60Y119        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.325    -0.342    
                         clock uncertainty            0.186    -0.156    
    SLICE_X60Y119        FDRE (Hold_fdre_C_D)         0.061    -0.095    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.118ns (18.368%)  route 0.524ns (81.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.625    -0.592    uart_rs_inst/clk_out1
    SLICE_X46Y137        FDRE                                         r  uart_rs_inst/value_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  uart_rs_inst/value_reg_reg[9]/Q
                         net (fo=12, routed)          0.524     0.050    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[2]
    SLICE_X50Y121        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.803    -0.668    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y121        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.325    -0.343    
                         clock uncertainty            0.186    -0.157    
    SLICE_X50Y121        FDRE (Hold_fdre_C_D)         0.040    -0.117    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.118ns (16.973%)  route 0.577ns (83.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.593    -0.624    uart_rs_inst/clk_out1
    SLICE_X50Y137        FDRE                                         r  uart_rs_inst/value_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_fdre_C_Q)         0.118    -0.506 r  uart_rs_inst/value_reg_reg[18]/Q
                         net (fo=14, routed)          0.577     0.071    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[11]
    SLICE_X50Y123        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.800    -0.671    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y123        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.325    -0.346    
                         clock uncertainty            0.186    -0.160    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.062    -0.098    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.100ns (15.509%)  route 0.545ns (84.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.626    -0.591    uart_rs_inst/clk_out1
    SLICE_X45Y135        FDRE                                         r  uart_rs_inst/value_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.491 r  uart_rs_inst/value_reg_reg[11]/Q
                         net (fo=11, routed)          0.545     0.054    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[4]
    SLICE_X51Y118        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.806    -0.665    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y118        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.325    -0.340    
                         clock uncertainty            0.186    -0.154    
    SLICE_X51Y118        FDRE (Hold_fdre_C_D)         0.038    -0.116    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.118ns (17.184%)  route 0.569ns (82.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.592    -0.625    uart_rs_inst/clk_out1
    SLICE_X52Y135        FDRE                                         r  uart_rs_inst/value_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y135        FDRE (Prop_fdre_C_Q)         0.118    -0.507 r  uart_rs_inst/value_reg_reg[20]/Q
                         net (fo=14, routed)          0.569     0.061    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[13]
    SLICE_X52Y123        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.800    -0.671    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y123        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.325    -0.346    
                         clock uncertainty            0.186    -0.160    
    SLICE_X52Y123        FDRE (Hold_fdre_C_D)         0.037    -0.123    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.056%)  route 0.564ns (84.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.626    -0.591    uart_rs_inst/clk_out1
    SLICE_X45Y135        FDRE                                         r  uart_rs_inst/value_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.491 r  uart_rs_inst/value_reg_reg[8]/Q
                         net (fo=12, routed)          0.564     0.073    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[1]
    SLICE_X50Y121        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.803    -0.668    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y121        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.325    -0.343    
                         clock uncertainty            0.186    -0.157    
    SLICE_X50Y121        FDRE (Hold_fdre_C_D)         0.040    -0.117    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.118ns (16.234%)  route 0.609ns (83.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.593    -0.624    uart_rs_inst/clk_out1
    SLICE_X50Y137        FDRE                                         r  uart_rs_inst/value_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_fdre_C_Q)         0.118    -0.506 r  uart_rs_inst/value_reg_reg[17]/Q
                         net (fo=16, routed)          0.609     0.103    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[10]
    SLICE_X50Y123        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.800    -0.671    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y123        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
                         clock pessimism              0.325    -0.346    
                         clock uncertainty            0.186    -0.160    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.066    -0.094    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.146ns (19.976%)  route 0.585ns (80.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.591    -0.626    uart_rs_inst/clk_out1
    SLICE_X56Y134        FDRE                                         r  uart_rs_inst/signal_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y134        FDRE (Prop_fdre_C_Q)         0.118    -0.508 r  uart_rs_inst/signal_reg_reg[7]/Q
                         net (fo=5, routed)           0.585     0.077    plot_m1/ila_0_inst/inst/ila_core_inst/probe1[7]
    SLICE_X60Y120        LUT3 (Prop_lut3_I1_O)        0.028     0.105 r  plot_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.105    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X60Y120        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.803    -0.668    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X60Y120        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.325    -0.343    
                         clock uncertainty            0.186    -0.157    
    SLICE_X60Y120        FDRE (Hold_fdre_C_D)         0.060    -0.097    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  vin1_clk
  To Clock:  clk_out2_sys_pll

Setup :           98  Failing Endpoints,  Worst Slack       -5.671ns,  Total Violation     -542.564ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.671ns  (required time - arrival time)
  Source:                 plot_m1/angle_end_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][88]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.672ns  (logic 0.259ns (38.523%)  route 0.413ns (61.477%))
  Logic Levels:           0  
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 4993.287 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.621ns = ( 4998.204 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.381  4998.204    plot_m1/clk
    SLICE_X70Y118        FDCE                                         r  plot_m1/angle_end_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y118        FDCE (Prop_fdce_C_Q)         0.259  4998.462 r  plot_m1/angle_end_reg[15]/Q
                         net (fo=7, routed)           0.413  4998.876    plot_m1/ila_0_inst/inst/ila_core_inst/probe5[15]
    SLICE_X70Y119        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][88]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.250  4993.287    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X70Y119        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][88]_srl8/CLK
                         clock pessimism              0.000  4993.287    
                         clock uncertainty           -0.150  4993.136    
    SLICE_X70Y119        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069  4993.205    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][88]_srl8
  -------------------------------------------------------------------
                         required time                       4993.205    
                         arrival time                       -4998.876    
  -------------------------------------------------------------------
                         slack                                 -5.671    

Slack (VIOLATED) :        -5.671ns  (required time - arrival time)
  Source:                 plot_m1/angle_start_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.462%)  route 0.372ns (62.538%))
  Logic Levels:           0  
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 4993.289 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.622ns = ( 4998.205 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.382  4998.205    plot_m1/clk
    SLICE_X76Y116        FDCE                                         r  plot_m1/angle_start_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y116        FDCE (Prop_fdce_C_Q)         0.223  4998.428 r  plot_m1/angle_start_reg[7]/Q
                         net (fo=7, routed)           0.372  4998.800    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[7]
    SLICE_X77Y115        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.252  4993.289    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X77Y115        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000  4993.289    
                         clock uncertainty           -0.150  4993.138    
    SLICE_X77Y115        FDRE (Setup_fdre_C_D)       -0.009  4993.129    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                       4993.129    
                         arrival time                       -4998.801    
  -------------------------------------------------------------------
                         slack                                 -5.671    

Slack (VIOLATED) :        -5.667ns  (required time - arrival time)
  Source:                 plot_m1/theta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.570ns  (logic 0.223ns (39.150%)  route 0.347ns (60.850%))
  Logic Levels:           0  
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 4993.286 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.619ns = ( 4998.202 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.379  4998.202    plot_m1/clk
    SLICE_X71Y120        FDCE                                         r  plot_m1/theta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDCE (Prop_fdce_C_Q)         0.223  4998.425 r  plot_m1/theta_reg[9]/Q
                         net (fo=14, routed)          0.347  4998.771    plot_m1/ila_0_inst/inst/ila_core_inst/probe3[9]
    SLICE_X70Y120        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.249  4993.286    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X70Y120        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/CLK
                         clock pessimism              0.000  4993.286    
                         clock uncertainty           -0.150  4993.135    
    SLICE_X70Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030  4993.105    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8
  -------------------------------------------------------------------
                         required time                       4993.105    
                         arrival time                       -4998.772    
  -------------------------------------------------------------------
                         slack                                 -5.667    

Slack (VIOLATED) :        -5.638ns  (required time - arrival time)
  Source:                 plot_m1/angle_start_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.549ns  (logic 0.223ns (40.647%)  route 0.326ns (59.353%))
  Logic Levels:           0  
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 4993.289 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.622ns = ( 4998.205 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.382  4998.205    plot_m1/clk
    SLICE_X76Y116        FDCE                                         r  plot_m1/angle_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y116        FDCE (Prop_fdce_C_Q)         0.223  4998.428 r  plot_m1/angle_start_reg[4]/Q
                         net (fo=7, routed)           0.326  4998.753    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[4]
    SLICE_X77Y115        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.252  4993.289    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X77Y115        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000  4993.289    
                         clock uncertainty           -0.150  4993.138    
    SLICE_X77Y115        FDRE (Setup_fdre_C_D)       -0.022  4993.116    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                       4993.116    
                         arrival time                       -4998.754    
  -------------------------------------------------------------------
                         slack                                 -5.638    

Slack (VIOLATED) :        -5.627ns  (required time - arrival time)
  Source:                 plot_m1/angle_start_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.535ns  (logic 0.223ns (41.684%)  route 0.312ns (58.316%))
  Logic Levels:           0  
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 4993.286 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.622ns = ( 4998.205 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.382  4998.205    plot_m1/clk
    SLICE_X76Y116        FDCE                                         r  plot_m1/angle_start_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y116        FDCE (Prop_fdce_C_Q)         0.223  4998.428 r  plot_m1/angle_start_reg[4]/Q
                         net (fo=7, routed)           0.312  4998.740    plot_m1/ila_0_inst/inst/ila_core_inst/probe4[4]
    SLICE_X78Y116        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.249  4993.286    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X78Y116        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.000  4993.286    
                         clock uncertainty           -0.150  4993.135    
    SLICE_X78Y116        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022  4993.113    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                       4993.113    
                         arrival time                       -4998.740    
  -------------------------------------------------------------------
                         slack                                 -5.627    

Slack (VIOLATED) :        -5.615ns  (required time - arrival time)
  Source:                 plot_m1/angle_start_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.519ns  (logic 0.223ns (42.948%)  route 0.296ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 4993.286 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.622ns = ( 4998.205 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.382  4998.205    plot_m1/clk
    SLICE_X77Y116        FDCE                                         r  plot_m1/angle_start_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDCE (Prop_fdce_C_Q)         0.223  4998.428 r  plot_m1/angle_start_reg[5]/Q
                         net (fo=7, routed)           0.296  4998.724    plot_m1/ila_0_inst/inst/ila_core_inst/probe4[5]
    SLICE_X78Y116        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.249  4993.286    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X78Y116        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.000  4993.286    
                         clock uncertainty           -0.150  4993.135    
    SLICE_X78Y116        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026  4993.109    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                       4993.109    
                         arrival time                       -4998.724    
  -------------------------------------------------------------------
                         slack                                 -5.615    

Slack (VIOLATED) :        -5.609ns  (required time - arrival time)
  Source:                 plot_m1/angle_start_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.610ns  (logic 0.223ns (36.570%)  route 0.387ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 4993.296 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 4998.213 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.390  4998.213    plot_m1/clk
    SLICE_X83Y118        FDCE                                         r  plot_m1/angle_start_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDCE (Prop_fdce_C_Q)         0.223  4998.436 r  plot_m1/angle_start_reg[15]/Q
                         net (fo=7, routed)           0.387  4998.823    plot_m1/ila_0_inst/inst/ila_core_inst/probe4[15]
    SLICE_X82Y118        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.259  4993.295    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X82Y118        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/CLK
                         clock pessimism              0.000  4993.295    
                         clock uncertainty           -0.150  4993.145    
    SLICE_X82Y118        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069  4993.214    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8
  -------------------------------------------------------------------
                         required time                       4993.214    
                         arrival time                       -4998.823    
  -------------------------------------------------------------------
                         slack                                 -5.609    

Slack (VIOLATED) :        -5.608ns  (required time - arrival time)
  Source:                 plot_m1/angle_end_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.530ns  (logic 0.223ns (42.105%)  route 0.307ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 4993.290 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.625ns = ( 4998.208 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.385  4998.208    plot_m1/clk
    SLICE_X65Y115        FDCE                                         r  plot_m1/angle_end_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDCE (Prop_fdce_C_Q)         0.223  4998.431 r  plot_m1/angle_end_reg[3]/Q
                         net (fo=7, routed)           0.307  4998.737    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[3]
    SLICE_X68Y115        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.253  4993.290    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X68Y115        FDRE                                         r  plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000  4993.290    
                         clock uncertainty           -0.150  4993.139    
    SLICE_X68Y115        FDRE (Setup_fdre_C_D)       -0.009  4993.130    plot_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                       4993.130    
                         arrival time                       -4998.738    
  -------------------------------------------------------------------
                         slack                                 -5.608    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 plot_m1/angle_end_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.484ns  (logic 0.223ns (46.076%)  route 0.261ns (53.924%))
  Logic Levels:           0  
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 4993.287 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 4998.203 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.380  4998.203    plot_m1/clk
    SLICE_X71Y119        FDPE                                         r  plot_m1/angle_end_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDPE (Prop_fdpe_C_Q)         0.223  4998.426 r  plot_m1/angle_end_reg[10]/Q
                         net (fo=8, routed)           0.261  4998.687    plot_m1/ila_0_inst/inst/ila_core_inst/probe5[10]
    SLICE_X70Y119        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.250  4993.287    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X70Y119        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/CLK
                         clock pessimism              0.000  4993.287    
                         clock uncertainty           -0.150  4993.136    
    SLICE_X70Y119        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047  4993.089    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8
  -------------------------------------------------------------------
                         required time                       4993.089    
                         arrival time                       -4998.687    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.590ns  (required time - arrival time)
  Source:                 plot_m1/angle_start_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.484ns  (logic 0.259ns (53.568%)  route 0.225ns (46.432%))
  Logic Levels:           0  
  Clock Path Skew:        -6.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 4993.286 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.623ns = ( 4998.207 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=3172, routed)        1.383  4998.206    plot_m1/clk
    SLICE_X78Y114        FDCE                                         r  plot_m1/angle_start_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDCE (Prop_fdce_C_Q)         0.259  4998.464 r  plot_m1/angle_start_reg[6]/Q
                         net (fo=7, routed)           0.225  4998.689    plot_m1/ila_0_inst/inst/ila_core_inst/probe4[6]
    SLICE_X78Y116        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.249  4993.286    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X78Y116        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000  4993.286    
                         clock uncertainty           -0.150  4993.135    
    SLICE_X78Y116        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036  4993.099    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                       4993.099    
                         arrival time                       -4998.690    
  -------------------------------------------------------------------
                         slack                                 -5.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.245ns  (arrival time - required time)
  Source:                 vin1_clk
                            (clock source 'vin1_clk'  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.464ns (25.448%)  route 1.360ns (74.552%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.643     1.824    plot_m1/ila_0_inst/inst/ila_core_inst/probe0[0]
    SLICE_X82Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.808    -0.663    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X82Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000    -0.663    
                         clock uncertainty            0.150    -0.513    
    SLICE_X82Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.421    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.292ns  (arrival time - required time)
  Source:                 plot_m1/theta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.587     1.768    plot_m1/clk
    SLICE_X75Y115        FDCE                                         r  plot_m1/theta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDCE (Prop_fdce_C_Q)         0.100     1.868 r  plot_m1/theta_reg[7]/Q
                         net (fo=14, routed)          0.062     1.931    plot_m1/ila_0_inst/inst/ila_core_inst/probe3[7]
    SLICE_X74Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.805    -0.666    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X74Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.000    -0.666    
                         clock uncertainty            0.150    -0.516    
    SLICE_X74Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.362    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.346ns  (arrival time - required time)
  Source:                 plot_m1/theta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.217%)  route 0.116ns (53.783%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.583     1.764    plot_m1/clk
    SLICE_X73Y120        FDCE                                         r  plot_m1/theta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDCE (Prop_fdce_C_Q)         0.100     1.864 r  plot_m1/theta_reg[15]/Q
                         net (fo=13, routed)          0.116     1.981    plot_m1/ila_0_inst/inst/ila_core_inst/probe3[15]
    SLICE_X70Y120        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.801    -0.670    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X70Y120        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/CLK
                         clock pessimism              0.000    -0.670    
                         clock uncertainty            0.150    -0.520    
    SLICE_X70Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.366    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.384ns  (arrival time - required time)
  Source:                 plot_m1/angle_end_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.441%)  route 0.154ns (60.559%))
  Logic Levels:           0  
  Clock Path Skew:        -2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.590     1.771    plot_m1/clk
    SLICE_X65Y115        FDCE                                         r  plot_m1/angle_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDCE (Prop_fdce_C_Q)         0.100     1.871 r  plot_m1/angle_end_reg[7]/Q
                         net (fo=8, routed)           0.154     2.025    plot_m1/ila_0_inst/inst/ila_core_inst/probe5[7]
    SLICE_X66Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.807    -0.664    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X66Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/CLK
                         clock pessimism              0.000    -0.664    
                         clock uncertainty            0.150    -0.514    
    SLICE_X66Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.360    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 plot_m1/theta_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.937%)  route 0.104ns (51.063%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.583     1.764    plot_m1/clk
    SLICE_X73Y120        FDCE                                         r  plot_m1/theta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDCE (Prop_fdce_C_Q)         0.100     1.864 r  plot_m1/theta_reg[12]/Q
                         net (fo=14, routed)          0.104     1.969    plot_m1/ila_0_inst/inst/ila_core_inst/probe3[12]
    SLICE_X70Y120        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.801    -0.670    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X70Y120        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.000    -0.670    
                         clock uncertainty            0.150    -0.520    
    SLICE_X70Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.418    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 plot_m1/angle_end_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.589     1.770    plot_m1/clk
    SLICE_X69Y115        FDCE                                         r  plot_m1/angle_end_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDCE (Prop_fdce_C_Q)         0.100     1.870 r  plot_m1/angle_end_reg[1]/Q
                         net (fo=8, routed)           0.101     1.972    plot_m1/ila_0_inst/inst/ila_core_inst/probe5[1]
    SLICE_X66Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.807    -0.664    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X66Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/CLK
                         clock pessimism              0.000    -0.664    
                         clock uncertainty            0.150    -0.514    
    SLICE_X66Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.416    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 plot_m1/theta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.587     1.768    plot_m1/clk
    SLICE_X75Y114        FDCE                                         r  plot_m1/theta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y114        FDCE (Prop_fdce_C_Q)         0.100     1.868 r  plot_m1/theta_reg[1]/Q
                         net (fo=15, routed)          0.103     1.972    plot_m1/ila_0_inst/inst/ila_core_inst/probe3[1]
    SLICE_X74Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.805    -0.666    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X74Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
                         clock pessimism              0.000    -0.666    
                         clock uncertainty            0.150    -0.516    
    SLICE_X74Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.418    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.392ns  (arrival time - required time)
  Source:                 plot_m1/theta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.209%)  route 0.107ns (51.791%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.583     1.764    plot_m1/clk
    SLICE_X71Y120        FDCE                                         r  plot_m1/theta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDCE (Prop_fdce_C_Q)         0.100     1.864 r  plot_m1/theta_reg[13]/Q
                         net (fo=14, routed)          0.107     1.972    plot_m1/ila_0_inst/inst/ila_core_inst/probe3[13]
    SLICE_X70Y120        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.801    -0.670    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X70Y120        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/CLK
                         clock pessimism              0.000    -0.670    
                         clock uncertainty            0.150    -0.520    
    SLICE_X70Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.421    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.392ns  (arrival time - required time)
  Source:                 plot_m1/angle_start_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.587     1.768    plot_m1/clk
    SLICE_X83Y119        FDCE                                         r  plot_m1/angle_start_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDCE (Prop_fdce_C_Q)         0.100     1.868 r  plot_m1/angle_start_reg[11]/Q
                         net (fo=7, routed)           0.103     1.972    plot_m1/ila_0_inst/inst/ila_core_inst/probe4[11]
    SLICE_X82Y118        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.805    -0.666    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X82Y118        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/CLK
                         clock pessimism              0.000    -0.666    
                         clock uncertainty            0.150    -0.516    
    SLICE_X82Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    -0.421    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.393ns  (arrival time - required time)
  Source:                 plot_m1/theta_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.445%)  route 0.111ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.587     1.768    plot_m1/clk
    SLICE_X75Y115        FDCE                                         r  plot_m1/theta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDCE (Prop_fdce_C_Q)         0.100     1.868 r  plot_m1/theta_reg[4]/Q
                         net (fo=14, routed)          0.111     1.979    plot_m1/ila_0_inst/inst/ila_core_inst/probe3[4]
    SLICE_X74Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.805    -0.666    plot_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X74Y115        SRL16E                                       r  plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.000    -0.666    
                         clock uncertainty            0.150    -0.516    
    SLICE_X74Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.414    plot_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  2.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.259ns (10.510%)  route 2.205ns (89.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.472    -2.192    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.259    -1.933 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         2.205     0.272    i2c_config_m1/power_on_rst1
    SLICE_X2Y111         FDCE                                         f  i2c_config_m1/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.388     8.425    i2c_config_m1/clk_out1
    SLICE_X2Y111         FDCE                                         r  i2c_config_m1/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.613     7.812    
                         clock uncertainty           -0.066     7.745    
    SLICE_X2Y111         FDCE (Recov_fdce_C_CLR)     -0.187     7.558    i2c_config_m1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.259ns (10.510%)  route 2.205ns (89.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.472    -2.192    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.259    -1.933 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         2.205     0.272    i2c_config_m1/power_on_rst1
    SLICE_X2Y111         FDCE                                         f  i2c_config_m1/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.388     8.425    i2c_config_m1/clk_out1
    SLICE_X2Y111         FDCE                                         r  i2c_config_m1/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.613     7.812    
                         clock uncertainty           -0.066     7.745    
    SLICE_X2Y111         FDCE (Recov_fdce_C_CLR)     -0.154     7.591    i2c_config_m1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.591    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.259ns (10.510%)  route 2.205ns (89.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.472    -2.192    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.259    -1.933 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         2.205     0.272    i2c_config_m1/power_on_rst1
    SLICE_X2Y111         FDCE                                         f  i2c_config_m1/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.388     8.425    i2c_config_m1/clk_out1
    SLICE_X2Y111         FDCE                                         r  i2c_config_m1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.613     7.812    
                         clock uncertainty           -0.066     7.745    
    SLICE_X2Y111         FDCE (Recov_fdce_C_CLR)     -0.154     7.591    i2c_config_m1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.591    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.259ns (10.918%)  route 2.113ns (89.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.472    -2.192    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.259    -1.933 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         2.113     0.180    i2c_config_m1/power_on_rst1
    SLICE_X3Y110         FDCE                                         f  i2c_config_m1/lut_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.389     8.426    i2c_config_m1/clk_out1
    SLICE_X3Y110         FDCE                                         r  i2c_config_m1/lut_index_reg[6]/C
                         clock pessimism             -0.613     7.813    
                         clock uncertainty           -0.066     7.746    
    SLICE_X3Y110         FDCE (Recov_fdce_C_CLR)     -0.212     7.534    i2c_config_m1/lut_index_reg[6]
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.259ns (10.918%)  route 2.113ns (89.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.472    -2.192    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.259    -1.933 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         2.113     0.180    i2c_config_m1/power_on_rst1
    SLICE_X3Y110         FDCE                                         f  i2c_config_m1/lut_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.389     8.426    i2c_config_m1/clk_out1
    SLICE_X3Y110         FDCE                                         r  i2c_config_m1/lut_index_reg[7]/C
                         clock pessimism             -0.613     7.813    
                         clock uncertainty           -0.066     7.746    
    SLICE_X3Y110         FDCE (Recov_fdce_C_CLR)     -0.212     7.534    i2c_config_m1/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.259ns (10.918%)  route 2.113ns (89.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.472    -2.192    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.259    -1.933 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         2.113     0.180    i2c_config_m1/power_on_rst1
    SLICE_X3Y110         FDCE                                         f  i2c_config_m1/lut_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.389     8.426    i2c_config_m1/clk_out1
    SLICE_X3Y110         FDCE                                         r  i2c_config_m1/lut_index_reg[8]/C
                         clock pessimism             -0.613     7.813    
                         clock uncertainty           -0.066     7.746    
    SLICE_X3Y110         FDCE (Recov_fdce_C_CLR)     -0.212     7.534    i2c_config_m1/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/rx_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.259ns (11.428%)  route 2.007ns (88.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 8.357 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.452    -2.212    reset_power_on_m0/clk_out1
    SLICE_X20Y123        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.953 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=1025, routed)        2.007     0.054    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X40Y136        FDCE                                         f  uart_rs_inst/uart_rx_inst/rx_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.320     8.357    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X40Y136        FDCE                                         r  uart_rs_inst/uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism             -0.613     7.744    
                         clock uncertainty           -0.066     7.677    
    SLICE_X40Y136        FDCE (Recov_fdce_C_CLR)     -0.212     7.465    uart_rs_inst/uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/rx_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.259ns (11.428%)  route 2.007ns (88.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 8.357 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.452    -2.212    reset_power_on_m0/clk_out1
    SLICE_X20Y123        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_fdre_C_Q)         0.259    -1.953 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=1025, routed)        2.007     0.054    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X40Y136        FDCE                                         f  uart_rs_inst/uart_rx_inst/rx_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.320     8.357    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X40Y136        FDCE                                         r  uart_rs_inst/uart_rx_inst/rx_data_reg[6]/C
                         clock pessimism             -0.613     7.744    
                         clock uncertainty           -0.066     7.677    
    SLICE_X40Y136        FDCE (Recov_fdce_C_CLR)     -0.212     7.465    uart_rs_inst/uart_rx_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.259ns (11.609%)  route 1.972ns (88.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.472    -2.192    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.259    -1.933 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         1.972     0.039    i2c_config_m1/power_on_rst1
    SLICE_X3Y100         FDCE                                         f  i2c_config_m1/timer_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.392     8.429    i2c_config_m1/clk_out1
    SLICE_X3Y100         FDCE                                         r  i2c_config_m1/timer_cnt_reg[0]/C
                         clock pessimism             -0.613     7.816    
                         clock uncertainty           -0.066     7.749    
    SLICE_X3Y100         FDCE (Recov_fdce_C_CLR)     -0.212     7.537    i2c_config_m1/timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/timer_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.259ns (11.609%)  route 1.972ns (88.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.472    -2.192    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.259    -1.933 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         1.972     0.039    i2c_config_m1/power_on_rst1
    SLICE_X3Y100         FDCE                                         f  i2c_config_m1/timer_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         1.392     8.429    i2c_config_m1/clk_out1
    SLICE_X3Y100         FDCE                                         r  i2c_config_m1/timer_cnt_reg[1]/C
                         clock pessimism             -0.613     7.816    
                         clock uncertainty           -0.066     7.749    
    SLICE_X3Y100         FDCE (Recov_fdce_C_CLR)     -0.212     7.537    i2c_config_m1/timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  7.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.562%)  route 0.159ns (57.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.159    -0.297    i2c_config_m0/power_on_rst1
    SLICE_X16Y104        FDCE                                         f  i2c_config_m0/lut_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.863    -0.608    i2c_config_m0/clk_out1
    SLICE_X16Y104        FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
                         clock pessimism              0.066    -0.542    
    SLICE_X16Y104        FDCE (Remov_fdce_C_CLR)     -0.050    -0.592    i2c_config_m0/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.562%)  route 0.159ns (57.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.159    -0.297    i2c_config_m0/power_on_rst1
    SLICE_X16Y104        FDCE                                         f  i2c_config_m0/lut_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.863    -0.608    i2c_config_m0/clk_out1
    SLICE_X16Y104        FDCE                                         r  i2c_config_m0/lut_index_reg[8]/C
                         clock pessimism              0.066    -0.542    
    SLICE_X16Y104        FDCE (Remov_fdce_C_CLR)     -0.050    -0.592    i2c_config_m0/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.562%)  route 0.159ns (57.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.159    -0.297    i2c_config_m0/power_on_rst1
    SLICE_X16Y104        FDCE                                         f  i2c_config_m0/lut_index_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.863    -0.608    i2c_config_m0/clk_out1
    SLICE_X16Y104        FDCE                                         r  i2c_config_m0/lut_index_reg[9]/C
                         clock pessimism              0.066    -0.542    
    SLICE_X16Y104        FDCE (Remov_fdce_C_CLR)     -0.050    -0.592    i2c_config_m0/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.562%)  route 0.159ns (57.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.159    -0.297    i2c_config_m0/power_on_rst1
    SLICE_X17Y104        FDCE                                         f  i2c_config_m0/lut_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.863    -0.608    i2c_config_m0/clk_out1
    SLICE_X17Y104        FDCE                                         r  i2c_config_m0/lut_index_reg[1]/C
                         clock pessimism              0.066    -0.542    
    SLICE_X17Y104        FDCE (Remov_fdce_C_CLR)     -0.069    -0.611    i2c_config_m0/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.562%)  route 0.159ns (57.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.159    -0.297    i2c_config_m0/power_on_rst1
    SLICE_X17Y104        FDCE                                         f  i2c_config_m0/lut_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.863    -0.608    i2c_config_m0/clk_out1
    SLICE_X17Y104        FDCE                                         r  i2c_config_m0/lut_index_reg[2]/C
                         clock pessimism              0.066    -0.542    
    SLICE_X17Y104        FDCE (Remov_fdce_C_CLR)     -0.069    -0.611    i2c_config_m0/lut_index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.562%)  route 0.159ns (57.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.159    -0.297    i2c_config_m0/power_on_rst1
    SLICE_X17Y104        FDCE                                         f  i2c_config_m0/lut_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.863    -0.608    i2c_config_m0/clk_out1
    SLICE_X17Y104        FDCE                                         r  i2c_config_m0/lut_index_reg[5]/C
                         clock pessimism              0.066    -0.542    
    SLICE_X17Y104        FDCE (Remov_fdce_C_CLR)     -0.069    -0.611    i2c_config_m0/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.118ns (23.078%)  route 0.393ns (76.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.393    -0.063    i2c_config_m0/power_on_rst1
    SLICE_X19Y99         FDCE                                         f  i2c_config_m0/timer_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.936    -0.535    i2c_config_m0/clk_out1
    SLICE_X19Y99         FDCE                                         r  i2c_config_m0/timer_cnt_reg[12]/C
                         clock pessimism              0.226    -0.309    
    SLICE_X19Y99         FDCE (Remov_fdce_C_CLR)     -0.069    -0.378    i2c_config_m0/timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.118ns (23.078%)  route 0.393ns (76.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.393    -0.063    i2c_config_m0/power_on_rst1
    SLICE_X19Y99         FDCE                                         f  i2c_config_m0/timer_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.936    -0.535    i2c_config_m0/clk_out1
    SLICE_X19Y99         FDCE                                         r  i2c_config_m0/timer_cnt_reg[13]/C
                         clock pessimism              0.226    -0.309    
    SLICE_X19Y99         FDCE (Remov_fdce_C_CLR)     -0.069    -0.378    i2c_config_m0/timer_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.118ns (23.078%)  route 0.393ns (76.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.393    -0.063    i2c_config_m0/power_on_rst1
    SLICE_X19Y99         FDCE                                         f  i2c_config_m0/timer_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.936    -0.535    i2c_config_m0/clk_out1
    SLICE_X19Y99         FDCE                                         r  i2c_config_m0/timer_cnt_reg[14]/C
                         clock pessimism              0.226    -0.309    
    SLICE_X19Y99         FDCE (Remov_fdce_C_CLR)     -0.069    -0.378    i2c_config_m0/timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.118ns (23.078%)  route 0.393ns (76.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.643    -0.574    reset_power_on_m1/clk_out1
    SLICE_X12Y104        FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.118    -0.456 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=279, routed)         0.393    -0.063    i2c_config_m0/power_on_rst1
    SLICE_X19Y99         FDCE                                         f  i2c_config_m0/timer_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=673, routed)         0.936    -0.535    i2c_config_m0/clk_out1
    SLICE_X19Y99         FDCE                                         r  i2c_config_m0/timer_cnt_reg[15]/C
                         clock pessimism              0.226    -0.309    
    SLICE_X19Y99         FDCE (Remov_fdce_C_CLR)     -0.069    -0.378    i2c_config_m0/timer_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.330ns (28.849%)  route 0.814ns (71.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 3.360 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.456    -2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_fdre_C_Q)         0.204    -2.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y108        LUT2 (Prop_lut2_I1_O)        0.126    -1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.355    -1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X40Y107        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.323     3.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.592     2.768    
                         clock uncertainty           -0.060     2.707    
    SLICE_X40Y107        FDPE (Recov_fdpe_C_PRE)     -0.178     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.529    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.330ns (28.849%)  route 0.814ns (71.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 3.360 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.456    -2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_fdre_C_Q)         0.204    -2.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y108        LUT2 (Prop_lut2_I1_O)        0.126    -1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.355    -1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X40Y107        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.323     3.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.592     2.768    
                         clock uncertainty           -0.060     2.707    
    SLICE_X40Y107        FDPE (Recov_fdpe_C_PRE)     -0.178     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.529    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.330ns (28.902%)  route 0.812ns (71.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 3.360 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.456    -2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_fdre_C_Q)         0.204    -2.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y108        LUT2 (Prop_lut2_I1_O)        0.126    -1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.353    -1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X41Y107        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.323     3.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.592     2.768    
                         clock uncertainty           -0.060     2.707    
    SLICE_X41Y107        FDPE (Recov_fdpe_C_PRE)     -0.178     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.529    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.330ns (29.790%)  route 0.778ns (70.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 3.356 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.451    -2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X39Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.204    -2.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X39Y114        LUT2 (Prop_lut2_I1_O)        0.126    -1.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.319    -1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X41Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.319     3.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.592     2.764    
                         clock uncertainty           -0.060     2.703    
    SLICE_X41Y114        FDPE (Recov_fdpe_C_PRE)     -0.178     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.330ns (29.790%)  route 0.778ns (70.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 3.356 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.451    -2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X39Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.204    -2.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X39Y114        LUT2 (Prop_lut2_I1_O)        0.126    -1.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.319    -1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X41Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.319     3.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.592     2.764    
                         clock uncertainty           -0.060     2.703    
    SLICE_X41Y114        FDPE (Recov_fdpe_C_PRE)     -0.178     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.330ns (29.790%)  route 0.778ns (70.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 3.356 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.451    -2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X39Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.204    -2.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X39Y114        LUT2 (Prop_lut2_I1_O)        0.126    -1.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.319    -1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X41Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.319     3.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.592     2.764    
                         clock uncertainty           -0.060     2.703    
    SLICE_X41Y114        FDPE (Recov_fdpe_C_PRE)     -0.178     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.954%)  route 0.702ns (73.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 3.355 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.223ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.441    -2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_fdre_C_Q)         0.259    -1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.702    -1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.318     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.613     2.742    
                         clock uncertainty           -0.060     2.681    
    SLICE_X41Y115        FDCE (Recov_fdce_C_CLR)     -0.212     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          2.469    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.954%)  route 0.702ns (73.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 3.355 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.223ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.441    -2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_fdre_C_Q)         0.259    -1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.702    -1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.318     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.613     2.742    
                         clock uncertainty           -0.060     2.681    
    SLICE_X41Y115        FDPE (Recov_fdpe_C_PRE)     -0.178     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          2.503    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.259ns (29.352%)  route 0.623ns (70.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.223ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.441    -2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_fdre_C_Q)         0.259    -1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.623    -1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.317     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.613     2.741    
                         clock uncertainty           -0.060     2.680    
    SLICE_X41Y116        FDCE (Recov_fdce_C_CLR)     -0.212     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          2.468    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.259ns (29.352%)  route 0.623ns (70.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.223ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.441    -2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_fdre_C_Q)         0.259    -1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.623    -1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        1.317     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.613     2.741    
                         clock uncertainty           -0.060     2.680    
    SLICE_X41Y116        FDCE (Recov_fdce_C_CLR)     -0.212     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          2.468    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  3.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X42Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.843    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.066    -0.562    
    SLICE_X42Y115        FDCE (Remov_fdce_C_CLR)     -0.050    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X42Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.843    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.066    -0.562    
    SLICE_X42Y115        FDCE (Remov_fdce_C_CLR)     -0.050    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X42Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.843    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.066    -0.562    
    SLICE_X42Y115        FDCE (Remov_fdce_C_CLR)     -0.050    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X42Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.843    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.066    -0.562    
    SLICE_X42Y115        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.222%)  route 0.149ns (59.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X39Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.149    -0.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X37Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.848    -0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.066    -0.557    
    SLICE_X37Y114        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.222%)  route 0.149ns (59.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X39Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.149    -0.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X37Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.848    -0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.066    -0.557    
    SLICE_X37Y114        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X43Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.843    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.066    -0.562    
    SLICE_X43Y115        FDCE (Remov_fdce_C_CLR)     -0.069    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X43Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.843    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.066    -0.562    
    SLICE_X43Y115        FDCE (Remov_fdce_C_CLR)     -0.069    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X43Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.843    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.066    -0.562    
    SLICE_X43Y115        FDCE (Remov_fdce_C_CLR)     -0.069    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.627    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDPE (Prop_fdpe_C_Q)         0.100    -0.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X43Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2209, routed)        0.843    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.066    -0.562    
    SLICE_X43Y115        FDCE (Remov_fdce_C_CLR)     -0.069    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.352ns (15.415%)  route 1.932ns (84.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 36.724 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     6.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.311    36.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.520    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X39Y122        FDCE (Recov_fdce_C_CLR)     -0.212    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.352ns (15.415%)  route 1.932ns (84.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 36.724 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     6.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.311    36.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.520    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X39Y122        FDCE (Recov_fdce_C_CLR)     -0.212    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.352ns (15.415%)  route 1.932ns (84.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 36.724 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     6.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.311    36.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.520    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X39Y122        FDCE (Recov_fdce_C_CLR)     -0.212    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.352ns (15.415%)  route 1.932ns (84.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 36.724 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     6.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.311    36.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.520    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X39Y122        FDCE (Recov_fdce_C_CLR)     -0.212    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.352ns (15.415%)  route 1.932ns (84.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 36.724 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     6.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.311    36.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.520    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X39Y122        FDCE (Recov_fdce_C_CLR)     -0.212    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.352ns (15.415%)  route 1.932ns (84.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 36.724 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     6.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.311    36.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.520    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X39Y122        FDCE (Recov_fdce_C_CLR)     -0.212    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.352ns (15.415%)  route 1.932ns (84.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 36.724 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.484     6.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.311    36.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.520    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X39Y122        FDCE (Recov_fdce_C_CLR)     -0.212    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.352ns (16.590%)  route 1.770ns (83.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 36.723 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.322     6.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.310    36.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.520    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X41Y123        FDCE (Recov_fdce_C_CLR)     -0.212    36.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 30.581    

Slack (MET) :             30.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.352ns (16.590%)  route 1.770ns (83.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 36.723 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.322     6.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.310    36.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.520    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X41Y123        FDCE (Recov_fdce_C_CLR)     -0.212    36.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 30.581    

Slack (MET) :             30.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.352ns (16.590%)  route 1.770ns (83.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 36.723 - 33.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.448     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.453     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.547     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y123        LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.322     6.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.310    36.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.520    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X41Y123        FDCE (Recov_fdce_C_CLR)     -0.212    36.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 30.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.360%)  route 0.116ns (53.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X38Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X38Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y104        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.360%)  route 0.116ns (53.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X38Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X38Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y104        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.245%)  route 0.148ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X38Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.245%)  route 0.148ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X38Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.245%)  route 0.148ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X38Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.245%)  route 0.148ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X38Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.245%)  route 0.148ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X38Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.245%)  route 0.148ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X38Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.245%)  route 0.148ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X38Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.245%)  route 0.148ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X38Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.447     2.150    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][6]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.266ns (18.391%)  route 1.180ns (81.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 10.904 - 6.667 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.380     4.620    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y130        FDPE                                         r  plot_m1/scale_p/simu_p/y_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDPE (Prop_fdpe_C_Q)         0.223     4.843 r  plot_m1/scale_p/simu_p/y_reg[0][6]/Q
                         net (fo=7, routed)           0.690     5.534    plot_m1/scale_p/simu_p/p1_y[6]
    SLICE_X71Y130        LUT2 (Prop_lut2_I0_O)        0.043     5.577 f  plot_m1/scale_p/simu_p/y_reg[0][6]_LDC_i_2/O
                         net (fo=2, routed)           0.490     6.067    plot_m1/scale_p/simu_p_n_103
    SLICE_X70Y130        FDCE                                         f  plot_m1/scale_p/y_reg[0][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.250    10.904    plot_m1/scale_p/clk
    SLICE_X70Y130        FDCE                                         r  plot_m1/scale_p/y_reg[0][6]_C/C
                         clock pessimism              0.361    11.265    
                         clock uncertainty           -0.035    11.230    
    SLICE_X70Y130        FDCE (Recov_fdce_C_CLR)     -0.154    11.076    plot_m1/scale_p/y_reg[0][6]_C
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][5]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.272ns (21.007%)  route 1.023ns (78.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 10.903 - 6.667 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.380     4.620    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y130        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDCE (Prop_fdce_C_Q)         0.223     4.843 f  plot_m1/scale_p/simu_p/y_reg[0][5]/Q
                         net (fo=7, routed)           0.554     5.397    plot_m1/scale_p/simu_p/p1_y[5]
    SLICE_X75Y130        LUT2 (Prop_lut2_I0_O)        0.049     5.446 f  plot_m1/scale_p/simu_p/y_reg[0][5]_LDC_i_1/O
                         net (fo=2, routed)           0.469     5.915    plot_m1/scale_p/simu_p_n_110
    SLICE_X75Y130        FDPE                                         f  plot_m1/scale_p/y_reg[0][5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.249    10.903    plot_m1/scale_p/clk
    SLICE_X75Y130        FDPE                                         r  plot_m1/scale_p/y_reg[0][5]_P/C
                         clock pessimism              0.341    11.244    
                         clock uncertainty           -0.035    11.209    
    SLICE_X75Y130        FDPE (Recov_fdpe_C_PRE)     -0.271    10.938    plot_m1/scale_p/y_reg[0][5]_P
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][6]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.277ns (22.889%)  route 0.933ns (77.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 10.904 - 6.667 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.380     4.620    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y130        FDPE                                         r  plot_m1/scale_p/simu_p/y_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDPE (Prop_fdpe_C_Q)         0.223     4.843 f  plot_m1/scale_p/simu_p/y_reg[0][6]/Q
                         net (fo=7, routed)           0.690     5.534    plot_m1/scale_p/simu_p/p1_y[6]
    SLICE_X71Y130        LUT2 (Prop_lut2_I0_O)        0.054     5.588 f  plot_m1/scale_p/simu_p/y_reg[0][6]_LDC_i_1/O
                         net (fo=2, routed)           0.243     5.830    plot_m1/scale_p/simu_p_n_111
    SLICE_X71Y130        FDPE                                         f  plot_m1/scale_p/y_reg[0][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.250    10.904    plot_m1/scale_p/clk
    SLICE_X71Y130        FDPE                                         r  plot_m1/scale_p/y_reg[0][6]_P/C
                         clock pessimism              0.361    11.265    
                         clock uncertainty           -0.035    11.230    
    SLICE_X71Y130        FDPE (Recov_fdpe_C_PRE)     -0.272    10.958    plot_m1/scale_p/y_reg[0][6]_P
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][10]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.270ns (22.807%)  route 0.914ns (77.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 10.905 - 6.667 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.381     4.621    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y131        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDCE (Prop_fdce_C_Q)         0.223     4.844 f  plot_m1/scale_p/simu_p/y_reg[0][10]/Q
                         net (fo=6, routed)           0.290     5.135    plot_m1/scale_p/simu_p/p1_y[10]
    SLICE_X74Y132        LUT2 (Prop_lut2_I0_O)        0.047     5.182 f  plot_m1/scale_p/simu_p/y_reg[0][10]_LDC_i_1/O
                         net (fo=2, routed)           0.624     5.805    plot_m1/scale_p/simu_p_n_115
    SLICE_X74Y133        FDPE                                         f  plot_m1/scale_p/y_reg[0][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.251    10.905    plot_m1/scale_p/clk
    SLICE_X74Y133        FDPE                                         r  plot_m1/scale_p/y_reg[0][10]_P/C
                         clock pessimism              0.341    11.246    
                         clock uncertainty           -0.035    11.211    
    SLICE_X74Y133        FDPE (Recov_fdpe_C_PRE)     -0.278    10.933    plot_m1/scale_p/y_reg[0][10]_P
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][0]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.274ns (23.877%)  route 0.874ns (76.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 10.902 - 6.667 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.379     4.619    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y129        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129        FDCE (Prop_fdce_C_Q)         0.223     4.842 f  plot_m1/scale_p/simu_p/y_reg[0][0]/Q
                         net (fo=8, routed)           0.378     5.220    plot_m1/scale_p/simu_p/p1_y[0]
    SLICE_X74Y129        LUT2 (Prop_lut2_I0_O)        0.051     5.271 f  plot_m1/scale_p/simu_p/y_reg[0][0]_LDC_i_1/O
                         net (fo=2, routed)           0.496     5.767    plot_m1/scale_p/simu_p_n_132
    SLICE_X74Y129        FDPE                                         f  plot_m1/scale_p/y_reg[0][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.248    10.902    plot_m1/scale_p/clk
    SLICE_X74Y129        FDPE                                         r  plot_m1/scale_p/y_reg[0][0]_P/C
                         clock pessimism              0.341    11.243    
                         clock uncertainty           -0.035    11.208    
    SLICE_X74Y129        FDPE (Recov_fdpe_C_PRE)     -0.278    10.930    plot_m1/scale_p/y_reg[0][0]_P
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][2]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.272ns (23.468%)  route 0.887ns (76.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 10.901 - 6.667 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.379     4.619    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y129        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129        FDCE (Prop_fdce_C_Q)         0.223     4.842 f  plot_m1/scale_p/simu_p/y_reg[0][2]/Q
                         net (fo=7, routed)           0.388     5.231    plot_m1/scale_p/simu_p/p1_y[2]
    SLICE_X71Y128        LUT2 (Prop_lut2_I0_O)        0.049     5.280 f  plot_m1/scale_p/simu_p/y_reg[0][2]_LDC_i_1/O
                         net (fo=2, routed)           0.499     5.778    plot_m1/scale_p/simu_p_n_129
    SLICE_X70Y128        FDPE                                         f  plot_m1/scale_p/y_reg[0][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.247    10.901    plot_m1/scale_p/clk
    SLICE_X70Y128        FDPE                                         r  plot_m1/scale_p/y_reg[0][2]_P/C
                         clock pessimism              0.361    11.262    
                         clock uncertainty           -0.035    11.227    
    SLICE_X70Y128        FDPE (Recov_fdpe_C_PRE)     -0.280    10.947    plot_m1/scale_p/y_reg[0][2]_P
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][5]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.266ns (22.162%)  route 0.934ns (77.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 10.903 - 6.667 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.380     4.620    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y130        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDCE (Prop_fdce_C_Q)         0.223     4.843 r  plot_m1/scale_p/simu_p/y_reg[0][5]/Q
                         net (fo=7, routed)           0.554     5.397    plot_m1/scale_p/simu_p/p1_y[5]
    SLICE_X75Y130        LUT2 (Prop_lut2_I0_O)        0.043     5.440 f  plot_m1/scale_p/simu_p/y_reg[0][5]_LDC_i_2/O
                         net (fo=2, routed)           0.380     5.821    plot_m1/scale_p/simu_p_n_104
    SLICE_X75Y131        FDCE                                         f  plot_m1/scale_p/y_reg[0][5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.249    10.903    plot_m1/scale_p/clk
    SLICE_X75Y131        FDCE                                         r  plot_m1/scale_p/y_reg[0][5]_C/C
                         clock pessimism              0.341    11.244    
                         clock uncertainty           -0.035    11.209    
    SLICE_X75Y131        FDCE (Recov_fdce_C_CLR)     -0.212    10.997    plot_m1/scale_p/y_reg[0][5]_C
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][9]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.277ns (24.510%)  route 0.853ns (75.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 10.906 - 6.667 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.384     4.624    plot_m1/scale_p/simu_p/clk
    SLICE_X65Y133        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDCE (Prop_fdce_C_Q)         0.223     4.847 f  plot_m1/scale_p/simu_p/x_reg[0][9]/Q
                         net (fo=7, routed)           0.385     5.232    plot_m1/scale_p/simu_p/p1_x[9]
    SLICE_X67Y133        LUT2 (Prop_lut2_I0_O)        0.054     5.286 f  plot_m1/scale_p/simu_p/x_reg[0][9]_LDC_i_1/O
                         net (fo=2, routed)           0.469     5.754    plot_m1/scale_p/simu_p_n_119
    SLICE_X68Y133        FDPE                                         f  plot_m1/scale_p/x_reg[0][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.252    10.906    plot_m1/scale_p/clk
    SLICE_X68Y133        FDPE                                         r  plot_m1/scale_p/x_reg[0][9]_P/C
                         clock pessimism              0.341    11.247    
                         clock uncertainty           -0.035    11.212    
    SLICE_X68Y133        FDPE (Recov_fdpe_C_PRE)     -0.272    10.940    plot_m1/scale_p/x_reg[0][9]_P
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][6]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.275ns (24.600%)  route 0.843ns (75.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 10.905 - 6.667 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.383     4.623    plot_m1/scale_p/simu_p/clk
    SLICE_X65Y132        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.223     4.846 f  plot_m1/scale_p/simu_p/x_reg[0][6]/Q
                         net (fo=7, routed)           0.437     5.283    plot_m1/scale_p/simu_p/p1_x[6]
    SLICE_X64Y134        LUT2 (Prop_lut2_I0_O)        0.052     5.335 f  plot_m1/scale_p/simu_p/x_reg[0][6]_LDC_i_1/O
                         net (fo=2, routed)           0.406     5.741    plot_m1/scale_p/simu_p_n_122
    SLICE_X66Y132        FDPE                                         f  plot_m1/scale_p/x_reg[0][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.251    10.905    plot_m1/scale_p/clk
    SLICE_X66Y132        FDPE                                         r  plot_m1/scale_p/x_reg[0][6]_P/C
                         clock pessimism              0.341    11.246    
                         clock uncertainty           -0.035    11.211    
    SLICE_X66Y132        FDPE (Recov_fdpe_C_PRE)     -0.280    10.931    plot_m1/scale_p/x_reg[0][6]_P
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][11]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.277ns (24.516%)  route 0.853ns (75.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 10.908 - 6.667 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=3172, routed)        1.384     4.624    plot_m1/scale_p/simu_p/clk
    SLICE_X65Y133        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDCE (Prop_fdce_C_Q)         0.223     4.847 r  plot_m1/scale_p/simu_p/x_reg[0][11]/Q
                         net (fo=5, routed)           0.428     5.276    plot_m1/scale_p/simu_p/p1_x[11]
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.054     5.330 f  plot_m1/scale_p/simu_p/x_reg[0][11]_LDC_i_2/O
                         net (fo=2, routed)           0.425     5.754    plot_m1/scale_p/simu_p_n_86
    SLICE_X70Y135        FDCE                                         f  plot_m1/scale_p/x_reg[0][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=3172, routed)        1.254    10.908    plot_m1/scale_p/clk
    SLICE_X70Y135        FDCE                                         r  plot_m1/scale_p/x_reg[0][11]_C/C
                         clock pessimism              0.341    11.249    
                         clock uncertainty           -0.035    11.214    
    SLICE_X70Y135        FDCE (Recov_fdce_C_CLR)     -0.248    10.966    plot_m1/scale_p/x_reg[0][11]_C
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  5.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][5]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.340%)  route 0.256ns (66.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.588     1.769    plot_m1/scale_p/simu_p/clk
    SLICE_X65Y132        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDPE (Prop_fdpe_C_Q)         0.100     1.869 r  plot_m1/scale_p/simu_p/x_reg[0][5]/Q
                         net (fo=7, routed)           0.146     2.016    plot_m1/scale_p/simu_p/p1_x[5]
    SLICE_X65Y134        LUT2 (Prop_lut2_I0_O)        0.028     2.044 f  plot_m1/scale_p/simu_p/x_reg[0][5]_LDC_i_2/O
                         net (fo=2, routed)           0.110     2.153    plot_m1/scale_p/simu_p_n_92
    SLICE_X64Y134        FDCE                                         f  plot_m1/scale_p/x_reg[0][5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.807     2.255    plot_m1/scale_p/clk
    SLICE_X64Y134        FDCE                                         r  plot_m1/scale_p/x_reg[0][5]_C/C
                         clock pessimism             -0.472     1.783    
    SLICE_X64Y134        FDCE (Remov_fdce_C_CLR)     -0.069     1.714    plot_m1/scale_p/x_reg[0][5]_C
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][3]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.868%)  route 0.287ns (69.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.583     1.764    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y129        FDPE                                         r  plot_m1/scale_p/simu_p/y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129        FDPE (Prop_fdpe_C_Q)         0.100     1.864 r  plot_m1/scale_p/simu_p/y_reg[0][3]/Q
                         net (fo=7, routed)           0.150     2.014    plot_m1/scale_p/simu_p/p1_y[3]
    SLICE_X70Y129        LUT2 (Prop_lut2_I0_O)        0.028     2.042 f  plot_m1/scale_p/simu_p/y_reg[0][3]_LDC_i_2/O
                         net (fo=2, routed)           0.137     2.179    plot_m1/scale_p/simu_p_n_106
    SLICE_X70Y127        FDCE                                         f  plot_m1/scale_p/y_reg[0][3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.799     2.247    plot_m1/scale_p/clk
    SLICE_X70Y127        FDCE                                         r  plot_m1/scale_p/y_reg[0][3]_C/C
                         clock pessimism             -0.473     1.774    
    SLICE_X70Y127        FDCE (Remov_fdce_C_CLR)     -0.050     1.724    plot_m1/scale_p/y_reg[0][3]_C
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][5]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.133ns (34.267%)  route 0.255ns (65.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.588     1.769    plot_m1/scale_p/simu_p/clk
    SLICE_X65Y132        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDPE (Prop_fdpe_C_Q)         0.100     1.869 f  plot_m1/scale_p/simu_p/x_reg[0][5]/Q
                         net (fo=7, routed)           0.146     2.016    plot_m1/scale_p/simu_p/p1_x[5]
    SLICE_X65Y134        LUT2 (Prop_lut2_I0_O)        0.033     2.049 f  plot_m1/scale_p/simu_p/x_reg[0][5]_LDC_i_1/O
                         net (fo=2, routed)           0.109     2.157    plot_m1/scale_p/simu_p_n_123
    SLICE_X65Y134        FDPE                                         f  plot_m1/scale_p/x_reg[0][5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.807     2.255    plot_m1/scale_p/clk
    SLICE_X65Y134        FDPE                                         r  plot_m1/scale_p/x_reg[0][5]_P/C
                         clock pessimism             -0.472     1.783    
    SLICE_X65Y134        FDPE (Remov_fdpe_C_PRE)     -0.113     1.670    plot_m1/scale_p/x_reg[0][5]_P
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][9]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.128ns (27.125%)  route 0.344ns (72.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.585     1.766    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y131        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDCE (Prop_fdce_C_Q)         0.100     1.866 r  plot_m1/scale_p/simu_p/y_reg[0][9]/Q
                         net (fo=7, routed)           0.204     2.070    plot_m1/scale_p/simu_p/p1_y[9]
    SLICE_X74Y132        LUT2 (Prop_lut2_I0_O)        0.028     2.098 f  plot_m1/scale_p/simu_p/y_reg[0][9]_LDC_i_2/O
                         net (fo=2, routed)           0.140     2.238    plot_m1/scale_p/simu_p_n_100
    SLICE_X74Y134        FDCE                                         f  plot_m1/scale_p/y_reg[0][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.805     2.253    plot_m1/scale_p/clk
    SLICE_X74Y134        FDCE                                         r  plot_m1/scale_p/y_reg[0][9]_C/C
                         clock pessimism             -0.455     1.798    
    SLICE_X74Y134        FDCE (Remov_fdce_C_CLR)     -0.050     1.748    plot_m1/scale_p/y_reg[0][9]_C
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][8]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][8]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.130ns (30.104%)  route 0.302ns (69.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.589     1.770    plot_m1/scale_p/simu_p/clk
    SLICE_X65Y133        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDPE (Prop_fdpe_C_Q)         0.100     1.870 f  plot_m1/scale_p/simu_p/x_reg[0][8]/Q
                         net (fo=7, routed)           0.201     2.071    plot_m1/scale_p/simu_p/p1_x[8]
    SLICE_X67Y133        LUT2 (Prop_lut2_I0_O)        0.030     2.101 f  plot_m1/scale_p/simu_p/x_reg[0][8]_LDC_i_1/O
                         net (fo=2, routed)           0.101     2.202    plot_m1/scale_p/simu_p_n_121
    SLICE_X66Y134        FDPE                                         f  plot_m1/scale_p/x_reg[0][8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.807     2.255    plot_m1/scale_p/clk
    SLICE_X66Y134        FDPE                                         r  plot_m1/scale_p/x_reg[0][8]_P/C
                         clock pessimism             -0.455     1.800    
    SLICE_X66Y134        FDPE (Remov_fdpe_C_PRE)     -0.093     1.707    plot_m1/scale_p/x_reg[0][8]_P
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][1]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.826%)  route 0.349ns (73.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.587     1.768    plot_m1/scale_p/simu_p/clk
    SLICE_X65Y131        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDCE (Prop_fdce_C_Q)         0.100     1.868 r  plot_m1/scale_p/simu_p/x_reg[0][1]/Q
                         net (fo=7, routed)           0.252     2.120    plot_m1/scale_p/simu_p/p1_x[1]
    SLICE_X67Y131        LUT2 (Prop_lut2_I0_O)        0.028     2.148 f  plot_m1/scale_p/simu_p/x_reg[0][1]_LDC_i_2/O
                         net (fo=2, routed)           0.097     2.245    plot_m1/scale_p/simu_p_n_96
    SLICE_X66Y130        FDCE                                         f  plot_m1/scale_p/x_reg[0][1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.803     2.251    plot_m1/scale_p/clk
    SLICE_X66Y130        FDCE                                         r  plot_m1/scale_p/x_reg[0][1]_C/C
                         clock pessimism             -0.455     1.796    
    SLICE_X66Y130        FDCE (Remov_fdce_C_CLR)     -0.050     1.746    plot_m1/scale_p/x_reg[0][1]_C
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][11]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.391%)  route 0.357ns (73.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.585     1.766    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y131        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDCE (Prop_fdce_C_Q)         0.100     1.866 r  plot_m1/scale_p/simu_p/y_reg[0][11]/Q
                         net (fo=5, routed)           0.158     2.024    plot_m1/scale_p/simu_p/p1_y[11]
    SLICE_X74Y132        LUT2 (Prop_lut2_I0_O)        0.028     2.052 f  plot_m1/scale_p/simu_p/y_reg[0][11]_LDC_i_2/O
                         net (fo=2, routed)           0.199     2.251    plot_m1/scale_p/simu_p_n_98
    SLICE_X74Y132        FDCE                                         f  plot_m1/scale_p/y_reg[0][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.803     2.251    plot_m1/scale_p/clk
    SLICE_X74Y132        FDCE                                         r  plot_m1/scale_p/y_reg[0][11]_C/C
                         clock pessimism             -0.455     1.796    
    SLICE_X74Y132        FDCE (Remov_fdce_C_CLR)     -0.050     1.746    plot_m1/scale_p/y_reg[0][11]_C
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][10]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.039%)  route 0.345ns (72.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.589     1.770    plot_m1/scale_p/simu_p/clk
    SLICE_X65Y133        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDCE (Prop_fdce_C_Q)         0.100     1.870 r  plot_m1/scale_p/simu_p/x_reg[0][10]/Q
                         net (fo=6, routed)           0.193     2.063    plot_m1/scale_p/simu_p/p1_x[10]
    SLICE_X67Y134        LUT2 (Prop_lut2_I0_O)        0.028     2.091 f  plot_m1/scale_p/simu_p/x_reg[0][10]_LDC_i_2/O
                         net (fo=2, routed)           0.152     2.244    plot_m1/scale_p/simu_p_n_87
    SLICE_X67Y135        FDCE                                         f  plot_m1/scale_p/x_reg[0][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.808     2.256    plot_m1/scale_p/clk
    SLICE_X67Y135        FDCE                                         r  plot_m1/scale_p/x_reg[0][10]_C/C
                         clock pessimism             -0.455     1.801    
    SLICE_X67Y135        FDCE (Remov_fdce_C_CLR)     -0.069     1.732    plot_m1/scale_p/x_reg[0][10]_C
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][8]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.129ns (28.762%)  route 0.320ns (71.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.585     1.766    plot_m1/scale_p/simu_p/clk
    SLICE_X72Y131        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDCE (Prop_fdce_C_Q)         0.100     1.866 f  plot_m1/scale_p/simu_p/y_reg[0][8]/Q
                         net (fo=7, routed)           0.171     2.037    plot_m1/scale_p/simu_p/p1_y[8]
    SLICE_X74Y131        LUT2 (Prop_lut2_I0_O)        0.029     2.066 f  plot_m1/scale_p/simu_p/y_reg[0][8]_LDC_i_1/O
                         net (fo=2, routed)           0.149     2.215    plot_m1/scale_p/simu_p_n_112
    SLICE_X74Y131        FDPE                                         f  plot_m1/scale_p/y_reg[0][8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.802     2.250    plot_m1/scale_p/clk
    SLICE_X74Y131        FDPE                                         r  plot_m1/scale_p/y_reg[0][8]_P/C
                         clock pessimism             -0.455     1.795    
    SLICE_X74Y131        FDPE (Remov_fdpe_C_PRE)     -0.092     1.703    plot_m1/scale_p/y_reg[0][8]_P
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][10]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.133ns (30.595%)  route 0.302ns (69.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=3172, routed)        0.589     1.770    plot_m1/scale_p/simu_p/clk
    SLICE_X65Y133        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDCE (Prop_fdce_C_Q)         0.100     1.870 f  plot_m1/scale_p/simu_p/x_reg[0][10]/Q
                         net (fo=6, routed)           0.193     2.063    plot_m1/scale_p/simu_p/p1_x[10]
    SLICE_X67Y134        LUT2 (Prop_lut2_I0_O)        0.033     2.096 f  plot_m1/scale_p/simu_p/x_reg[0][10]_LDC_i_1/O
                         net (fo=2, routed)           0.109     2.205    plot_m1/scale_p/simu_p_n_117
    SLICE_X67Y134        FDPE                                         f  plot_m1/scale_p/x_reg[0][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=3172, routed)        0.807     2.255    plot_m1/scale_p/clk
    SLICE_X67Y134        FDPE                                         r  plot_m1/scale_p/x_reg[0][10]_P/C
                         clock pessimism             -0.455     1.800    
    SLICE_X67Y134        FDPE (Remov_fdpe_C_PRE)     -0.113     1.687    plot_m1/scale_p/x_reg[0][10]_P
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.518    





