{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620319670800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620319670816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 18:47:50 2021 " "Processing started: Thu May 06 18:47:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620319670816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319670816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAgatherer -c FPGAgatherer " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAgatherer -c FPGAgatherer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319670816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620319672378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDigit-Behavioral " "Found design unit 1: SevenSegDigit-Behavioral" {  } { { "SevenSegDigit.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDigit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689408 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDigit " "Found entity 1: SevenSegDigit" {  } { { "SevenSegDigit.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDigit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319689408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisplay.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sevensegdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDisplayTypes " "Found design unit 1: SevenSegDisplayTypes" {  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689408 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SevenSegDisplay-HexDisp " "Found design unit 2: SevenSegDisplay-HexDisp" {  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689408 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDisplay " "Found entity 1: SevenSegDisplay" {  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319689408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ledram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_ledram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LEDRAM-Behavioral " "Found design unit 1: FPGA_LEDRAM-Behavioral" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/FPGA_LEDRAM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689424 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LEDRAM " "Found entity 1: FPGA_LEDRAM" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319689424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camtoram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camtoram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CamToRAM-Behavioral " "Found design unit 1: CamToRAM-Behavioral" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/CamToRAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689424 ""} { "Info" "ISGN_ENTITY_NAME" "1 CamToRAM " "Found entity 1: CamToRAM" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/CamToRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319689424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_ram_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arduino_ram_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arduino_RAM_reader-Behavioral " "Found design unit 1: Arduino_RAM_reader-Behavioral" {  } { { "Arduino_RAM_reader.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/Arduino_RAM_reader.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689440 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arduino_RAM_reader " "Found entity 1: Arduino_RAM_reader" {  } { { "Arduino_RAM_reader.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/Arduino_RAM_reader.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319689440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagecapture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagecapture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImageCapture-Behavioral " "Found design unit 1: ImageCapture-Behavioral" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689455 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImageCapture " "Found entity 1: ImageCapture" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319689455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319689455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ImageCapture " "Elaborating entity \"ImageCapture\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620319689862 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "XCLK ImageCapture.vhd(10) " "VHDL Signal Declaration warning at ImageCapture.vhd(10): used implicit default value for signal \"XCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET ImageCapture.vhd(10) " "VHDL Signal Declaration warning at ImageCapture.vhd(10): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWDN ImageCapture.vhd(10) " "VHDL Signal Declaration warning at ImageCapture.vhd(10): used implicit default value for signal \"PWDN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SIOC ImageCapture.vhd(10) " "VHDL Signal Declaration warning at ImageCapture.vhd(10): used implicit default value for signal \"SIOC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SIOD ImageCapture.vhd(10) " "VHDL Signal Declaration warning at ImageCapture.vhd(10): used implicit default value for signal \"SIOD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address ImageCapture.vhd(15) " "VHDL Signal Declaration warning at ImageCapture.vhd(15): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "transferPin ImageCapture.vhd(41) " "VHDL Process Statement warning at ImageCapture.vhd(41): signal \"transferPin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WE ImageCapture.vhd(17) " "Output port \"WE\" at ImageCapture.vhd(17) has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OE ImageCapture.vhd(17) " "Output port \"OE\" at ImageCapture.vhd(17) has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CS ImageCapture.vhd(18) " "Output port \"CS\" at ImageCapture.vhd(18) has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620319689862 "|ImageCapture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDisplay SevenSegDisplay:Display " "Elaborating entity \"SevenSegDisplay\" for hierarchy \"SevenSegDisplay:Display\"" {  } { { "ImageCapture.vhd" "Display" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319689908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDigit SevenSegDisplay:Display\|SevenSegDigit:\\genDigits:0:SevenSegDisplay " "Elaborating entity \"SevenSegDigit\" for hierarchy \"SevenSegDisplay:Display\|SevenSegDigit:\\genDigits:0:SevenSegDisplay\"" {  } { { "SevenSegDisplay.vhd" "\\genDigits:0:SevenSegDisplay" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319689924 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Mod0\"" {  } { { "SevenSegDisplay.vhd" "Mod0" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Mod1\"" {  } { { "SevenSegDisplay.vhd" "Mod1" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Div0\"" {  } { { "wysiwyg/twentynm_components.vhd" "Div0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Mod2\"" {  } { { "SevenSegDisplay.vhd" "Mod2" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Div1\"" {  } { { "wysiwyg/twentynm_components.vhd" "Div1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Mod3\"" {  } { { "SevenSegDisplay.vhd" "Mod3" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Div2\"" {  } { { "wysiwyg/twentynm_components.vhd" "Div2" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Mod4\"" {  } { { "SevenSegDisplay.vhd" "Mod4" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Div3\"" {  } { { "wysiwyg/twentynm_components.vhd" "Div3" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Mod5\"" {  } { { "SevenSegDisplay.vhd" "Mod5" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenSegDisplay:Display\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenSegDisplay:Display\|Div4\"" {  } { { "wysiwyg/twentynm_components.vhd" "Div4" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319690518 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620319690518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Mod0\"" {  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319690643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Mod0 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690643 ""}  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319690643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/lpm_divide_85m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319690721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319690721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319690768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319690768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/alt_u_div_s2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319690861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319690861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Mod1\"" {  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319690893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Mod1 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690893 ""}  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319690893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Div0\"" {  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319690940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Div0 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319690940 ""}  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319690940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319691080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319691080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319691127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319691127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319691190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319691190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Mod2\"" {  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319691236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Mod2 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691236 ""}  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319691236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Div1\"" {  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319691315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Div1 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691315 ""}  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319691315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/lpm_divide_mbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319691408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319691408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319691455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319691455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319691533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319691533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Mod3\"" {  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319691565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Mod3 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691565 ""}  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319691565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Div2\"" {  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319691611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Div2 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691611 ""}  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319691611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319691705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319691705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319691752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319691752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319691861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319691861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Mod4\"" {  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319691940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Mod4 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319691940 ""}  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319691940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Div3\"" {  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319692002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Div3 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692002 ""}  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319692002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319692174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319692174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319692252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319692252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319692346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319692346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Mod5\"" {  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319692393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Mod5 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692393 ""}  } { { "SevenSegDisplay.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/SevenSegDisplay.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319692393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegDisplay:Display\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"SevenSegDisplay:Display\|lpm_divide:Div4\"" {  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319692424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegDisplay:Display\|lpm_divide:Div4 " "Instantiated megafunction \"SevenSegDisplay:Display\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620319692424 ""}  } { { "wysiwyg/twentynm_components.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 4175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620319692424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319692502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319692502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319692596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319692596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620319692721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319692721 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMdata\[0\] " "bidirectional pin \"RAMdata\[0\]\" has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620319693908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMdata\[1\] " "bidirectional pin \"RAMdata\[1\]\" has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620319693908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMdata\[2\] " "bidirectional pin \"RAMdata\[2\]\" has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620319693908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMdata\[3\] " "bidirectional pin \"RAMdata\[3\]\" has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620319693908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMdata\[4\] " "bidirectional pin \"RAMdata\[4\]\" has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620319693908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMdata\[5\] " "bidirectional pin \"RAMdata\[5\]\" has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620319693908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMdata\[6\] " "bidirectional pin \"RAMdata\[6\]\" has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620319693908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMdata\[7\] " "bidirectional pin \"RAMdata\[7\]\" has no driver" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620319693908 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1620319693908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "XCLK GND " "Pin \"XCLK\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|XCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET GND " "Pin \"RESET\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWDN GND " "Pin \"PWDN\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|PWDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIOC GND " "Pin \"SIOC\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|SIOC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIOD GND " "Pin \"SIOD\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|SIOD"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[0\] GND " "Pin \"address\[0\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[1\] GND " "Pin \"address\[1\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[2\] GND " "Pin \"address\[2\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[3\] GND " "Pin \"address\[3\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[4\] GND " "Pin \"address\[4\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[5\] GND " "Pin \"address\[5\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[6\] GND " "Pin \"address\[6\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[7\] GND " "Pin \"address\[7\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[8\] GND " "Pin \"address\[8\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[9\] GND " "Pin \"address\[9\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[10\] GND " "Pin \"address\[10\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[11\] GND " "Pin \"address\[11\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[12\] GND " "Pin \"address\[12\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[13\] GND " "Pin \"address\[13\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[14\] GND " "Pin \"address\[14\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[15\] GND " "Pin \"address\[15\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[16\] GND " "Pin \"address\[16\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[17\] GND " "Pin \"address\[17\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[18\] GND " "Pin \"address\[18\]\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|address[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE GND " "Pin \"WE\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "OE GND " "Pin \"OE\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620319714641 "|ImageCapture|CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620319714641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620319714860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620319716282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620319717188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620319717188 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HREF " "No output dependent on input pin \"HREF\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|HREF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VSYNC " "No output dependent on input pin \"VSYNC\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|VSYNC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCLK " "No output dependent on input pin \"PCLK\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|PCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "getImagePin " "No output dependent on input pin \"getImagePin\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|getImagePin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[0\] " "No output dependent on input pin \"CAMdata\[0\]\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|CAMdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[1\] " "No output dependent on input pin \"CAMdata\[1\]\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|CAMdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[2\] " "No output dependent on input pin \"CAMdata\[2\]\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|CAMdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[3\] " "No output dependent on input pin \"CAMdata\[3\]\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|CAMdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[4\] " "No output dependent on input pin \"CAMdata\[4\]\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|CAMdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[5\] " "No output dependent on input pin \"CAMdata\[5\]\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|CAMdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[6\] " "No output dependent on input pin \"CAMdata\[6\]\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|CAMdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[7\] " "No output dependent on input pin \"CAMdata\[7\]\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|CAMdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ImageCapture.vhd" "" { Text "C:/Users/Mikkel S. Hansen/Documents/GitHub/GRONK-STM32/FPGAgatherer/ImageCapture.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620319717578 "|ImageCapture|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620319717578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5199 " "Implemented 5199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620319717610 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620319717610 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620319717610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5097 " "Implemented 5097 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620319717610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620319717610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620319717688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 18:48:37 2021 " "Processing ended: Thu May 06 18:48:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620319717688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620319717688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620319717688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620319717688 ""}
