[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TXS0102YZPR production of TEXAS INSTRUMENTS from the text:Processor PeripheralVCCA VCCB\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nTXS0102 2-BitBidirectional Voltage-Level Translator forOpen-Drain andPush-Pull\nApplications\n11Features\n1•NoDirection-Control Signal Needed\n•Maximum Data Rates\n–24Mbps (Push Pull)\n–2Mbps (Open Drain)\n•Available intheTexas Instruments NanoStar ™\nPackage\n•1.65 Vto3.6VonAPort and2.3Vto5.5VonB\nPort (VCCA≤VCCB)\n•VCCIsolation Feature: IfEither VCCInput Isat\nGND, Both Ports AreintheHigh-Impedance State\n•NoPower-Supply Sequencing Required: Either\nVCCAorVCCBCan BeRamped First\n•IoffSupports Partial-Power-Down Mode Operation\n•Latch-Up Performance Exceeds 100mAPer\nJESD 78,Class II\n•ESD Protection Exceeds JESD 22\n–APort:\n–2500-V Human-Body Model (A114-B)\n–250-V Machine Model (A115-A)\n–1500-V Charged-Device Model (C101)\n–BPort:\n–8-kV Human-Body Model (A114-B)\n–250-V Machine Model (A115-A)\n–1500-V Charged-Device Model (C101)\n2Applications\n•I2C/SMBus\n•UART\n•GPIO3Description\nThis two-bit non-inverting translator isabidirectional\nvoltage-level translator and canbeused toestablish\ndigital switching compatibility between mixed-voltage\nsystems. Ituses two separate configurable power-\nsupply rails, with theAports supporting operating\nvoltages from 1.65 Vto3.6Vwhile ittracks theVCCA\nsupply, andtheBports supporting operating voltages\nfrom 2.3Vto5.5Vwhile ittracks theVCCBsupply.\nThis allows thesupport ofboth lower andhigher logic\nsignal levels while providing bidirectional translation\ncapabilities between any ofthe1.8-V, 2.5-V, 3.3-V,\nand5-Vvoltage nodes.\nWhen theoutput-enable (OE) input islow, allI/Os are\nplaced in the high-impedance state, which\nsignificantly reduces the power-supply quiescent\ncurrent consumption.\nToensure thehigh-impedance state during power up\norpower down, OEshould betiedtoGND through a\npulldown resistor; theminimum value oftheresistor is\ndetermined bythecurrent-sourcing capability ofthe\ndriver.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTXS0102DCT SSOP (8) 2.95 mm×2.80 mm\nTXS0102DCU VSSOP (8) 2.30 mm×2.00 mm\nTXS0102DQE X2SON (8) 1.40 mm×1.00 mm\nTXS0102DQM X2SON (8) 1.80 mm×1.20 mm\nTXS0102YZP DSBGA (8) 1.90 mm×0.90 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Block Diagram forTXS0102\n2TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ..................................... 4\n6.2 ESD Ratings ............................................................ 4\n6.3 Recommended Operating Conditions ...................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Timing Requirements: VCCA=1.8V±0.15 V............ 7\n6.7 Timing Requirements: VCCA=2.5V±0.2V............ 7\n6.8 Timing Requirements: VCCA=3.3V±0.3V............ 7\n6.9 Switching Characteristics: VCCA=1.8V±0.15 V....8\n6.10 Switching Characteristics: VCCA=2.5V±0.2V....9\n6.11 Switching Characteristics: VCCA=3.3V±0.3V..10\n6.12 Typical Characteristics .......................................... 11\n7Parameter Measurement Information ................ 12\n8Detailed Description ............................................ 148.1 Overview ................................................................. 14\n8.2 Functional Block Diagram ....................................... 14\n8.3 Feature Description ................................................. 15\n8.4 Device Functional Modes ........................................ 16\n9Application andImplementation ........................ 17\n9.1 Application Information ............................................ 17\n9.2 Typical Application ................................................. 17\n10Power Supply Recommendations ..................... 19\n11Layout ................................................................... 19\n11.1 Layout Guidelines ................................................. 19\n11.2 Layout Example .................................................... 19\n12Device andDocumentation Support ................. 20\n12.1 Documentation Support ....................................... 20\n12.2 Receiving Notification ofDocumentation Updates 20\n12.3 Community Resources .......................................... 20\n12.4 Trademarks ........................................................... 20\n12.5 Electrostatic Discharge Caution ............................ 20\n12.6 Glossary ................................................................ 20\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 21\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision H(April 2018) toRevision I Page\n•Updated theVIHA-port I/OVCCAvalue intheRecommended Operating Conditions table From: "1.65 Vto3.6V",To:\n"1.65 Vto1.95 V".................................................................................................................................................................. 5\nChanges from Revision G(January 2018) toRevision H Page\n•Updated TXS0102 Layout Example diagram ...................................................................................................................... 19\nChanges from Revision F(August 2014) toRevision G Page\n•Changed partnumber intitleoffront page graphic from TXS010x toTXS0102 .................................................................. 1\n•Changed value from 8Vto8000 VinESD Ratings table ...................................................................................................... 4\n•Changed unitfrom kVtoVinESD Ratings table ................................................................................................................... 4\n•Added typical value column inElectrical Characteristics table ............................................................................................. 6\n•Changed partnumber intitleofFigure 10from TXS01xx toTXS0102 ................................................................................ 15\n•Added titletoTXS0102 Layout Example diagram .............................................................................................................. 19\nA2 54 A1\n3 6 OE VCCA\n27 VCCB GND\n8 B1 1 B2 A1B1C1D1\nA2B2C2D2\nVCCB\nB1\nB2\nOEVCCA\nA1\nA2\nGND1\n2\n3\n48\n7\n6\n5\n1 B1 8\n2 7 VCCB\n3 6 OE\n4 5B2\nGND\nVCCA\nA2 A1\n3TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated(1) I=input, O=output, I/O=input andoutput, P=power5PinConfiguration andFunctions\nDCT orDCU Package\n8-Pin SSOP andVSSOP\nTopView\nDQE orDQM Package\n8-Pin X2SON\nTopView\nYZP Package\n8-Pin DSBGA\nBottom View\nPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNAMENO.\nDCT, DCU DQE, DQM YZP\nB2 1 6 A1 I/O Input/output B.Referenced toVCCB.\nGND 2 4 B1 — Ground\nVCCA 3 1 C1 P A-port supply voltage. 1.65 V≤VCCA≤3.6VandVCCA≤VCCB\nA2 4 3 D1 I/O Input/output A.Referenced toVCCA.\nA1 5 2 D2 I/O Input/output A.Referenced toVCCA.\nOE 6 5 C2 IOutput enable (active High). PullOElowtoplace alloutputs in3-state\nmode. Referenced toVCCA.\nVCCB 7 8 B2 P B-port supply voltage. 2.3V≤VCCB≤5.5V\nB1 8 7 A2 I/O Input/output B.Referenced toVCCB.\n4TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput andoutput negative-voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.\n(3) Thevalue ofVCCAandVCCBareprovided intherecommended operating conditions table.6Specifications\n6.1 Absolute Maximum Ratings\nover recommended operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage range, VCCA –0.5 4.6 V\nSupply voltage range, VCCB –0.5 6.5 V\nInput voltage range, VI(2)Aport –0.5 4.6\nV\nBport –0.5 6.5\nVoltage range applied toanyoutput inthehigh-impedance orpower-off state, VO(2)Aport –0.5 4.6\nV\nBport –0.5 6.5\nVoltage range applied toanyoutput inthehigh orlowstate, VO(2)(3)Aport –0.5 VCCA+0.5\nV\nBport –0.5 VCCB+0.5\nInput clamp current, IIK VI<0 –50 mA\nOutput clamp current, IOK VO<0 –50 mA\nContinuous output current, IO ±50 mA\nContinuous current through VCCA,VCCB,orGND ±100 mA\nJunction temperature, TJ 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins, APort(1)±2500 V\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins, BPort(1)±8000 V\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1500 V\n250-V Machine Model (A115-A), allpins ±250 V\n5TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated(1) VCCAmust beless than orequal toVCCB,andVCCAmust notexceed 3.6V.\n(2) Themaximum VILvalue isprovided toensure thatavalid VOLismaintained. TheVOLvalue isVILplus thevoltage drop across thepass-\ngate transistor.6.3 Recommended Operating Conditions\nVCCIisthesupply voltage associated with theinput port. VCCOisthesupply voltage associated with theoutput port.\nMIN MAX UNIT\nVCCA Supply voltage(1)1.65 3.6 V\nVCCB Supply voltage 2.3 5.5 V\nVIHHigh-level\ninput voltageA-port I/OsVCCA=1.65 Vto1.95 V\nVCCB=2.3Vto5.5VVCCI–0.2 VCCI\nV\nVCCA=1.65 Vto3.6V\nVCCB=2.3Vto5.5VVCCI–0.4 VCCI\nB-port I/OsVCCA=1.65 Vto3.6V\nVCCB=2.3Vto5.5VVCCI–0.4 VCCI V\nOEinputVCCA=1.65 Vto3.6V\nVCCB=2.3Vto5.5VVCCA×0.65 5.5 V\nVIL(2) Low-level\ninput voltageA-port I/OsVCCA=1.65 Vto3.6V\nVCCB=2.3Vto5.5V0 0.15 V\nB-port I/OsVCCA=1.65 Vto3.6V\nVCCB=2.3Vto5.5V0 0.15 V\nOEinputVCCA=1.65 Vto3.6V\nVCCB=2.3Vto5.5V0 VCCA ×0.35 V\nΔt/ΔvInput transition\nriseorfallrateA-port I/Os\npush-pull drivingVCCA=1.65 Vto3.6V\nVCCB=2.3Vto5.5V10 ns/V\nB-port I/Os\npush-pull drivingVCCA=1.65 Vto3.6V\nVCCB=2.3Vto5.5V10 ns/V\nControl inputVCCA=1.65 Vto3.6V\nVCCB=2.3Vto5.5V10 ns/V\nTA Operating free-air temperature –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport .6.4 Thermal Information\nTHERMAL METRIC(1)TXS0102\nUNIT DCT DCU DQE DQM YZP\n8PINS 8PINS 8PINS 8PINS 8PINS\nRθJAJunction-to-ambient thermal\nresistance182.6 199.1 199.3 239.3 105.8 °C/W\nRθJC(top)Junction-to-case (top) thermal\nresistance113.3 72.4 26.4 106.7 1.6 °C/W\nRθJBJunction-to-board thermal\nresistance94.9 77.8 78.6 130.4 10.8 °C/W\nψJTJunction-to-top characterization\nparameter39.4 6.2 5.9 8.2 3.1 °C/W\nψJBJunction-to-board characterization\nparameter93.9 77.4 78.0 130.2 10.8 °C/W\nRθJC(bot)Junction-to-case (bottom) thermal\nresistance— — — — — °C/W\n6TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated(1) VCCIistheVCCassociated with theinput port.\n(2) VCCOistheVCCassociated with theoutput port\n(3) VCCAmust beless than orequal toVCCB,andVCCAmust notexceed 3.6V.6.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)(1)(2)(3)\nPARAMETER TEST CONDITIONS VCCA VCCBTA=25°C TA=–40°Cto+85°C\nUNIT\nMIN TYP MAX MIN TYP MAX\nVOHAPort Aoutput\nhigh voltageIOH=–20µA\nVIB≥VCCB–0.4V1.65 Vto3.6V2.3Vto5.5V VCCA×0.67 V\nVOLAPort Aoutput\nlowvoltageIOL=1mA\nVIB≤0.15 V1.65 Vto3.6V2.3Vto5.5V 0.4 V\nVOHBPort Boutput\nhigh voltage1.65 Vto3.6V2.3Vto5.5V VCCB×0.67 V\nVOLBPort Boutput\nlowvoltage1.65 Vto3.6V2.3Vto5.5V 0.4 V\nIIInput leakage\ncurrentOE 1.65 Vto3.6V2.3Vto5.5V ±1 ±2\nµAIoffPartial power\ndown currentAport 0V 0Vto5.5V ±1 ±2\nBport 0Vto3.6V 0V ±1 ±2\nIOZHigh-impedance\nstate output\ncurrentAorBport 1.65 Vto3.6V2.3Vto5.5V ±1 ±2\nICCAVCCAsupply\ncurrentVI=VO=open\nIO=01.65 VtoVCCB 2.3Vto5.5V 2.4\nµA 3.6V 0V 2.2\n0V 5.5V –1\nICCBVCCBsupply\ncurrentVI=VO=open\nIO=01.65 VtoVCCB 2.3Vto5.5V 12\nµA 3.6V 0V –1\n0V 5.5V 1\nICCA\n+\nICCBCombined\nsupply currentVI=VCCIorGND\nIO=01.65 VtoVCCB 2.3Vto5.5V 14.4 µA\nCIInput\ncapacitanceOE 3.3V 3.3V 2.5 3.5 pF\nCioInput-to-output\ninternal\ncapacitanceAorBport 3.3V 3.3V 10\npF Aport 5 6\nBport 6 7.5\n7TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated6.6 Timing Requirements: VCCA=1.8V±0.15 V\nVCCB=2.5V±0.2V VCC=3.3V±0.3V VCC=5V±0.5V\nUNIT\nMIN MAX MIN MAX MIN MAX\nData ratePush-pull driving 21 22 24\nMbps\nOpen-drain driving 2 2 2\ntw\nPulse durationPush-pull driving\n(data inputs)4745 41\nns\nOpen-drain driving\n(data inputs)500500 500\n6.7 Timing Requirements: VCCA=2.5V±0.2V\nVCCB=2.5V±0.2V VCC=3.3V±0.3V VCC=5V±0.5V\nUNIT\nMIN MAX MIN MAX MIN MAX\nData ratePush-pull driving 20 22 24\nMbps\nOpen-drain driving 2 2 2\ntw\nPulse durationPush-pull driving\n(data inputs)5045 41\nns\nOpen-drain driving\n(data inputs)500500 500\n6.8 Timing Requirements: VCCA=3.3V±0.3V\nVCC=3.3V±0.3V VCC=5V±0.5V\nUNIT\nMIN MAX MIN MAX\nData ratePush-pull driving 23 24\nMbps\nOpen-drain driving 2 2\ntw\nPulse durationPush-pull driving\n(data inputs)43 41\nns\nOpen-drain driving\n(data inputs)500 500\n8TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated6.9 Switching Characteristics: VCCA=1.8V±0.15 V\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONSVCCB=2.5V±0.2V VCCB=3.3V±0.2V VCCB=3.3V±0.2V\nUNIT\nMIN MAX MIN MAX MIN MAX\ntPHL Propagation\ndelay time\nhigh-to-low\noutputA-to-BPush-pull driving 5.3 5.4 6.8\nns\nOpen-drain driving 2.3 8.8 2.4 9.6 2.6 10\ntPLH Propagation\ndelay time\nlow-to-high\noutputA-to-BPush-pull driving 6.8 7.1 7.5\nns\nOpen-drain driving 45 260 36 208 27 198\ntPHL Propagation\ndelay time\nhigh-to-low\noutputB-to-APush-pull driving 4.4 4.5 4.7\nns\nOpen-drain driving 1.9 5.3 1.1 4.4 1.2 4\ntPLH Propagation\ndelay time\nlow-to-high\noutputB-to-APush-pull driving 5.3 4.5 0.5\nns\nOpen-drain driving 45 175 36 140 27 102\nten Enable time OE-to-A orB 200 200 200 ns\ntdis Disable time OE-to-A orB 50 40 35 ns\ntrA Input rise\ntimeAport\nrisetimePush-pull driving 3.2 9.5 2.3 9.3 2 7.6\nns\nOpen-drain driving 38 165 30 132 22 95\ntrB Input rise\ntimeBport\nrisetimePush-pull driving 4 10.8 2.7 9.1 2.7 7.6\nns\nOpen-drain driving 34 145 23 106 10 58\ntfAInput falltimeAport\nfalltimePush-pull driving 2 5.9 1.9 6 1.7 13.3\nns\nOpen-drain driving 4.4 6.9 4.3 6.4 4.2 6.1\ntfBInput falltimeBport\nfalltimePush-pull driving 2.9 13.8 2.8 16.2 2.8 16.2\nns\nOpen-drain driving 6.9 13.8 7.5 16.2 7 16.2\ntSK(O) Skew (time),\noutputChannel -to-channel skew 0.7 0.7 0.7 ns\nMaximum\ndata ratePush-pull driving 21 22 24\nMbps\nOpen-drain driving 2 2 2\n9TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated6.10 Switching Characteristics: VCCA=2.5V±0.2V\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONSVCCB=2.5V±0.2V VCCB=3.3V±0.3V VCCB=5V±0.5V\nUNIT\nMIN MAX MIN MAX MIN MAX\ntPHLPropagation\ndelay time\nhigh-to-low\noutputA-to-BPush-pull driving 3.2 3.7 3.8\nns Open-drain\ndriving1.7 6.3 2 6 2.1 5.8\ntPLHPropagation\ndelay time\nlow-to-high\noutputA-to-BPush-pull driving 3.5 4.1 4.4\nns Open-drain\ndriving43 250 36 206 27 190\ntPHLPropagation\ndelay time\nhigh-to-low\noutputB-to-APush-pull driving 3 3.6 4.3\nns Open-drain\ndriving1.8 4.7 2.6 4.2 1.2 4\ntPLHPropagation\ndelay time\nlow-to-high\noutputB-to-APush-pull driving 2.5 1.6 1\nns Open-drain\ndriving44 170 37 140 27 103\nten Enable time OE-to-A orB 200 200 200 ns\ntdis Disable time OE-to-A orB 50 40 35 ns\ntrAInput rise\ntimeAportrisetimePush-pull driving 2.8 7.4 2.6 6.6 1.8 5.6\nns Open-drain\ndriving3 149 28 121 24 89\ntrBInput rise\ntimeBportrisetimePush-pull driving 3.2 8.3 2.9 7.2 2.4 6.1\nns Open-drain\ndriving35 151 24 112 12 64\ntfA Input falltime AportfalltimePush-pull driving 1.9 5.7 1.9 5.5 1.8 5.3\nns Open-drain\ndriving4.4 6.9 4.3 6.2 4.2 5.8\ntfB Input falltime BportfalltimePush-pull driving 2.2 7.8 2.4 6.7 2.6 6.6\nns Open-drain\ndriving5.1 8.8 5.4 9.4 5.4 10.4\ntSK(O)Skew (time),\noutputChannel-to-channel skew 0.7 0.7 0.7 ns\nMaximum\ndata ratePush-pull driving 20 22 24\nMbps Open-drain\ndriving2 2 2\n10TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated6.11 Switching Characteristics: VCCA=3.3V±0.3V\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONSVCCB=3.3V±0.2V VCCB=5V±0.5V\nUNIT\nMIN MAX MIN MAX\ntPHLPropagation\ndelay time\nhigh-to-low\noutputA-to-BPush-pull driving 2.4 3.1\nns\nOpen-drain driving 1.3 4.2 1.4 4.6\ntPLHPropagation\ndelay time\nlow-to-high\noutputA-to-BPush-pull driving 4.2 4.4\nns\nOpen-drain driving 36 204 28 165\ntPHLPropagation\ndelay time\nhigh-to-low\noutputB-to-APush-pull driving 2.5 3.3\nns\nOpen-drain driving 1 124 1 97\ntPLHPropagation\ndelay time\nlow-to-high\noutputB-to-APush-pull driving 2.5 2.6\nns\nOpen-drain driving 3 139 3 105\nten Enable time OE-to-A orB 200 200 ns\ntdis Disable time OE-to-A orB 40 35 ns\ntrAInput rise\ntimeAportrisetimePush-pull driving 2.3 5.6 1.9 4.8\nns\nOpen-drain driving 25 116 19 85\ntrBInput rise\ntimeBportrisetimePush-pull driving 2.5 6.4 2.1 7.4\nns\nOpen-drain driving 26 116 14 72\ntfA Input falltime AportfalltimePush-pull driving 2 5.4 1.9 5\nns\nOpen-drain driving 4.3 6.1 4.2 5.7\ntfB Input falltime BportfalltimePush-pull driving 2.3 7.4 2.4 7.6\nns\nOpen-drain driving 5 7.6 4.8 8.3\ntSK(O)Skew (time),\noutputChannel-to-channel skew 0.7 0.7 ns\nMaximum\ndata ratePush-pull driving 23 24\nMbps\nOpen-drain driving 2 2\n11TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated6.12 Typical Characteristics\nFigure 1.Low-Level Output Voltage (VOL(Bx) )vsLow-Level\nCurrent (IOL(Bx) )Figure 2.Low-Level Output Voltage (VOL(Bx) )vsLow-Level\nCurrent (IOL(Bx) )\nFigure 3.Low-Level Output Voltage (VOL(Bx) )vsLow-Level Current (IOL(Bx) )\nFrom Output\nUnder Test\n15 pF 50 k50 kS1\nOpen2 x VCCO\nDUT\nIN OUT\n15 pF1 MVCCI VCCO\nDUT\nIN OUT\n15 pF1 MVCCI VCCO\n12TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated(1) tPZLandtPZHarethesame asten.\n(2) tPLZandtPHZarethesame astdis.7Parameter Measurement Information\nUnless otherwise noted, allinput pulses aresupplied bygenerators having thefollowing characteristics:\n•PRR 10MHz\n•ZO=50W\n•dv/dt≥1V/ns\nNOTE\nAllparameters andwaveforms arenotapplicable toalldevices.\nFigure 4.Data Rate, Pulse Duration, Propagation Delay, Output Rise\nAnd FallTime Measurement Using APush-Pull Driver\nFigure 5.Data Rate, Pulse Duration, Propagation Delay, Output Rise\nAnd FallTime Measurement Using AnOpen-Drain Driver\nFigure 6.Load Circuit ForEnable /Disable Time Measurement\nTable 1.Switch Configuration ForEnable /Disable Timing\nTEST S1\ntPZL(1),tPLZ(2)2×VCCO\ntPHZ(2),tPZH(1)Open\nVCCA / 2\n0.1\n0.9VCCA\n0 V\nVCCO\n0 VVOHVOLtPLZ\ntPHZtPZL\ntPZHOutput\nControl\n(low-level\nenabling)\nOutput\nWaveform 1(1)\nS1 at x V CCO\nOutput \nWaveform 2(2)\nS1 at GNDVCCA / 2\nVCCO\nVCCO\nVCCO / 2VCCO / 2\nVCCO / 2VCCO / 2VOH\nVOLVCCI\nVCCI / 2VCCI / 2\nTPLH TPHL\ntrtfVCCO\nVCCO0.9\n0.10 VInput\nOutput\nVCCI / 2VCCI\n0 VInputtw\nVCCI / 2\n13TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated(1) Allinput pulses aremeasured oneatatime, with onetransition permeasurement.\nFigure 7.Voltage Waveforms Pulse Duration\nA. Allinput pulses aremeasured oneatatime, with onetransition permeasurement.\nFigure 8.Voltage Waveforms Propagation Delay Times\n(1) Waveform 1isforanoutput with internal conditions such thattheoutput islow, except when disabled bytheoutput\ncontrol.\n(2) Waveform 2isforanoutput with internal conditions such thattheouput ishigh, except when disabled bytheoutput\ncontrol.\nFigure 9.Voltage Waveforms Enable And Disable Times\nGate BiasOne Shot\nAccelerator\nGate BiasOne Shot\nAccelerator\n10 N\x9f\x03One Shot\nAccelerator\n10 N\x9f\x0310 N\x9f\x03 10 N\x9f\x03One Shot\nAcceleratorVCCA VCCB\nOE\nA1\nA2B1\nB2\n14TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TXS0102 device isadirectionless voltage-level translator specifically designed fortranslating logic voltage\nlevels. The Aport isable toaccept I/Ovoltages ranging from 1.65 Vto3.6V,while theBport canaccept I/O\nvoltages from 2.3Vto5.5V.The device isapass-gate architecture with edge-rate accelerators (one-shots) to\nimprove theoverall data rate. 10-kΩpullup resistors, commonly used inopen-drain applications, have been\nconveniently integrated sothat anexternal resistor isnotneeded. While thisdevice isdesigned foropen-drain\napplications, thedevice canalso translate push-pull CMOS logic outputs.\n8.2 Functional Block Diagram\nBGate BiasOne\nshotT2 T1VCCA VCCB\nAGate Bias\nN2One-\nshot\nR1\n10kR2\n10kOne\nshotOne-\nshot\n15TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Architecture\nThe TXS0102 architecture (see Figure 10)isanauto-direction-sensing based translator thatdoes notrequire a\ndirection-control signal tocontrol thedirection ofdata flow from AtoBorfrom BtoA.\nFigure 10.Architecture ofaTXS0102 Cell\nThese twobidirectional channels independently determine thedirection ofdata flow without adirection-control\nsignal. Each I/Opincanbeautomatically reconfigured aseither aninput oranoutput, which ishow thisauto-\ndirection feature isrealized.\nTheTXS0102 device ispartofTI\'s"Switch" type voltage translator family andemploys twokeycircuits toenable\nthisvoltage translation:\n1)AnN-channel pass-gate transistor topology thattiestheA-port totheB-port\nand\n2)Output one-shot (O.S.) edge-rate accelerator circuitry todetect andaccelerate rising edges ontheAorB\nports\nForbidirectional voltage translation, pull-up resistors areincluded onthedevice fordccurrent sourcing capability.\nThe VGATE gate bias oftheN-channel pass transistor issetatapproximately one threshold voltage (VT)above\ntheVCClevel ofthelow-voltage side. Data canflow ineither direction without guidance from acontrol signal.\nThe O.S. rising-edge rate accelerator circuitry speeds uptheoutput slew rate bymonitoring theinput edge for\ntransitions, helping maintain thedata rate through thedevice. During alow-to-high signal rising edge, theO.S.\ncircuits turn onthePMOS transistors (T1, T2) toincrease thecurrent drive capability ofthedriver for\napproximately 30nsor95% oftheinput edge, whichever occurs first. This edge-rate acceleration provides high\nacdrive bybypassing theinternal 10-kΩpull-up resistors during thelow-to-high transition tospeed upthesignal.\nTheoutput resistance ofthedriver isdecreased toapproximately 50Ωto70Ωduring thisacceleration phase. To\nminimize dynamic ICCandthepossibility ofsignal contention, theuser should wait fortheO.S. circuit toturn off\nbefore applying asignal intheopposite direction. The worst-case duration isequal totheminimum pulse-width\nnumber provided intheTiming Requirements section ofthisdata sheet.\n16TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedFeature Description (continued)\n8.3.2 Input Driver Requirements\nThe continuous dc-current "sinking" capability isdetermined bytheexternal system-level open-drain (orpush-\npull) drivers that areinterfaced totheTXS0102 I/Opins. Since thehigh bandwidth ofthese bidirectional I/O\ncircuits isused tofacilitate thisfastchange from aninput toanoutput and anoutput toaninput, they have a\nmodest dc-current "sourcing" capability ofhundreds ofmicro-Amps, asdetermined bytheinternal 10-kΩpullup\nresistors.\nThe falltime (tfA,tfB)ofasignal depends ontheedge-rate andoutput impedance oftheexternal device driving\nTXS0102 data I/Os, aswellasthecapacitive loading onthedata lines.\nSimilarly, thetPHLandmax data rates also depend ontheoutput impedance oftheexternal driver. Thevalues for\ntfA,tfB,tPHL,andmaximum data rates inthedata sheet assume thattheoutput impedance oftheexternal driver is\nless than 50Ω.\n8.3.3 Output Load Considerations\nTIrecommends careful PCB layout practices with short PCB trace lengths toavoid excessive capacitive loading\nand toensure that proper O.S. triggering takes place. PCB signal trace-lengths should bekept short enough\nsuch thattheround tripdelay ofanyreflection isless than theone-shot duration. This improves signal integrity\nbyensuring thatanyreflection sees alowimpedance atthedriver. TheO.S. circuits have been designed tostay\nonforapproximately 30ns.The maximum capacitance ofthelumped load that can bedriven also depends\ndirectly ontheone-shot duration. With very heavy capacitive loads, theone-shot cantime-out before thesignal is\ndriven fully tothepositive rail.The O.S. duration hasbeen settobest optimize trade-offs between dynamic ICC,\nload driving capability, andmaximum bit-rate considerations. Both PCB trace length andconnectors addtothe\ncapacitance that theTXS0102 device output sees, soitisrecommended that thislumped-load capacitance be\nconsidered toavoid O.S. retriggering, buscontention, output signal oscillations, orother adverse system-level\naffects.\n8.3.4 Enable andDisable\nThe TXS0102 device hasanOEinput thatisused todisable thedevice bysetting OElow, which places allI/Os\nintheHi-Z state. The disable time (tdis)indicates thedelay between thetime when OEgoes lowandwhen the\noutputs aredisabled (Hi-Z). The enable time (ten)indicates theamount oftime theuser must allow fortheone-\nshot circuitry tobecome operational after OEistaken high.\n8.3.5 Pullup orPulldown Resistors onI/OLines\nEach A-port I/Ohasaninternal 10-kΩpullup resistor toVCCA,andeach B-port I/Ohasaninternal 10-kΩpullup\nresistor toVCCB.Ifasmaller value ofpullup resistor isrequired, anexternal resistor must beadded from theI/O\ntoVCCAorVCCB(inparallel with theinternal 10-kΩresistors). Adding lower value pull-up resistors willeffect VOL\nlevels, however. Theinternal pull-ups oftheTXS0102 aredisabled when theOEpinislow.\n8.4 Device Functional Modes\nThe device hastwofunctional modes, enabled anddisabled. Todisable thedevice settheOEinput low, which\nplaces allI/Os inahigh impedance state. Setting theOEinput high willenable thedevice.\n17TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TXS0102 device canbeused tobridge thedigital-switching compatibility gapbetween twovoltage nodes to\nsuccessfully interface logic threshold levels found inelectronic systems. Itshould beused inapoint-to-point\ntopology forinterfacing devices orsystems operating atdifferent interface voltages with oneanother. Itsprimary\ntarget application useisforinterfacing with open-drain drivers onthedata I/Os such asI2Cor1-wire, where the\ndata isbidirectional andnocontrol signal isavailable. Thedevice canalso beused inapplications where apush-\npull driver isconnected tothedata I/Os, buttheTXB0102 might beabetter option forsuch push-pull\napplications.\n9.2 Typical Application\nFigure 11.Typical Application Circuit\n9.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 3.And make sure theVCCA≤VCCB.\nTable 2.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 1.65 to3.6V\nOutput voltage range 2.3to5.5V\n18TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated9.2.2 Detailed Design Procedure\nTobegin thedesign process, determine thefollowing:\n•Input voltage range\n-Use thesupply voltage ofthedevice thatisdriving theTXS0102 device todetermine theinput voltage\nrange. Foravalid logic high thevalue must exceed theVIH oftheinput port. Foravalid logic lowthe\nvalue must beless than theVILoftheinput port.\n•Output voltage range\n-Use thesupply voltage ofthedevice thattheTXS0102 device isdriving todetermine theoutput voltage\nrange.\n-The TXS0102 device has 10-kΩinternal pullup resistors. External pullup resistors can beadded to\nreduce thetotal RCofasignal trace ifnecessary.\n•Anexternal pulldown resistor decreases theoutput VOH andVOL. Use Equation 1tocalculate theVOH\nasaresult ofanexternal pulldown resistor.\nVOH=VCCx×RPD/(RPD+10kΩ)\nWhere:\n•VCCxisthesupply voltage oneither VCCAorVCCB\n•RPDisthevalue oftheexternal pulldown resistor\n9.2.3 Application Curves\nFigure 12.Level-Translation ofa2.5-MHz Signal\n2 70.1 \x85F To System\nTo ControllerBypass\nCapacitorTXS0102DCTR\nB2 B1\nGND\nVCCA\nA2VCCB\nOE\nA1To System\nTo ControllerLEGEND\nPolygonal \nCopper PourVIA to Power Plane\nVIA to GND Plane (Inner Layer)\n6Keep OE low until V CCA \nand VCCB are powered \nup\n58\n3\n41\nBypass\nCapacitor0.1 µF\n19TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated10Power Supply Recommendations\nDuring operation, ensure thatVCCA≤VCCBatalltimes. The sequencing ofeach power supply willnotdamage\nthedevice during thepower upoperation, soeither power supply canberamped upfirst. Theoutput-enable (OE)\ninput circuit isdesigned sothatitissupplied byVCCAandwhen the(OE) input islow, alloutputs areplaced inthe\nhigh-impedance state. Toensure thehigh-impedance state oftheoutputs during power uporpower down, the\nOEinput pinmust betiedtoGND through apulldown resistor andmust notbeenabled until VCCAandVCCBare\nfully ramped and stable. The minimum value ofthepulldown resistor toground isdetermined bythecurrent-\nsourcing capability ofthedriver.\n11Layout\n11.1 Layout Guidelines\nToensure reliability ofthe device, the following common printed-circuit board layout guidelines are\nrecommended:\n•Bypass capacitors should beused onpower supplies and should beplaced asclose aspossible tothe\nVCCA,VCCBpin,andGNDpin.\n•Short trace lengths should beused toavoid excessive loading.\n•PCB signal trace-lengths must bekept short enough sothat theround-trip delay ofanyreflection isless\nthan theone-shot duration, approximately 30ns,ensuring that anyreflection encounters lowimpedance at\nthesource driver.\n11.2 Layout Example\nFigure 13.TXS0102 Layout Example\n20TXS0102\nSCES640I –JANUARY 2007 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, AGuide toVoltage Translation With TXS-Type Translators application note\n•Texas Instruments, Factors Affecting VOL forTXS andLSF Auto-bidirectional Translation Devices application\nnote\n•Texas Instruments, Biasing Requirements forTXS, TXB, andLSF Auto-Bidirectional Translators application\nnote\n•Texas Instruments, Effects ofpullup andpulldown resistors onTXS andTXB devices application note\n•Texas Instruments, Introduction tologic application note\n•Texas Instruments, TILogic andLinear Products Guide selection andsolution guides\n•Texas Instruments, Washing Machine Solutions Guide selection andsolution guides\n•Texas Instruments, TISmartphone Solutions Guide selection andsolution guides\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nNanoStar, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n21TXS0102\nwww.ti.com SCES640I –JANUARY 2007 –REVISED OCTOBER 2018\nProduct Folder Links: TXS0102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTXS0102DCTR ACTIVE SM8 DCT 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 NFE\n(R, Z)\nTXS0102DCTRE4 ACTIVE SM8 DCT 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 NFE\n(R, Z)\nTXS0102DCTT ACTIVE SM8 DCT 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 NFE\n(R, Z)\nTXS0102DCTTE4 ACTIVE SM8 DCT 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 NFE\n(R, Z)\nTXS0102DCTTG4 ACTIVE SM8 DCT 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 NFE\n(R, Z)\nTXS0102DCUR ACTIVE VSSOP DCU 83000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 (FE, NFEQ, NFER)\nNZ\nTXS0102DCURG4 ACTIVE VSSOP DCU 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 NFER\nTXS0102DCUT ACTIVE VSSOP DCU 8250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 (FE, NFEQ, NFER)\nNZ\nTXS0102DCUTG4 ACTIVE VSSOP DCU 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 NFER\nTXS0102DQER ACTIVE X2SON DQE 85000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 85 2H\nTXS0102DQMR ACTIVE X2SON DQM 83000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 85 2H\n(2H7, 2HR)\n(2HG, 2HH)\nTXS0102YZPR ACTIVE DSBGA YZP 83000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 (2H, 2HN)\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Aug-2021\nAddendum-Page 2RoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TXS0102 :\n•Automotive : TXS0102-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 1-Dec-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTXS0102DCTR SM8 DCT 83000 177.8 12.43.454.41.454.012.0 Q3\nTXS0102DCTR SM8 DCT 83000 180.0 13.03.354.51.554.012.0 Q3\nTXS0102DCTT SM8 DCT 8250 180.0 13.03.354.51.554.012.0 Q3\nTXS0102DCUR VSSOP DCU 83000 180.0 9.02.253.41.04.08.0 Q3\nTXS0102DCURG4 VSSOP DCU 83000 180.0 8.42.253.351.054.08.0 Q3\nTXS0102DCUTG4 VSSOP DCU 8250 180.0 8.42.253.351.054.08.0 Q3\nTXS0102DQER X2SON DQE 85000 180.0 8.41.21.60.554.08.0 Q1\nTXS0102DQMR X2SON DQM 83000 180.0 8.41.572.210.594.08.0 Q1\nTXS0102DQMR X2SON DQM 83000 180.0 9.51.42.00.54.08.0 Q1\nTXS0102YZPR DSBGA YZP 83000 180.0 8.41.022.020.634.08.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 1-Dec-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTXS0102DCTR SM8 DCT 83000 183.0 183.0 20.0\nTXS0102DCTR SM8 DCT 83000 182.0 182.0 20.0\nTXS0102DCTT SM8 DCT 8250 182.0 182.0 20.0\nTXS0102DCUR VSSOP DCU 83000 182.0 182.0 20.0\nTXS0102DCURG4 VSSOP DCU 83000 202.0 201.0 28.0\nTXS0102DCUTG4 VSSOP DCU 8250 202.0 201.0 28.0\nTXS0102DQER X2SON DQE 85000 202.0 201.0 28.0\nTXS0102DQMR X2SON DQM 83000 202.0 201.0 28.0\nTXS0102DQMR X2SON DQM 83000 184.0 184.0 19.0\nTXS0102YZPR DSBGA YZP 83000 182.0 182.0 20.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n4.25\n3.75 TYP\n1.31.06X 0.65\n8X 0.300.152X\n1.95\n(0.15) TYP\n0- 80.10.00.25\nGAGE PLANE\n0.60.2A\n3.152.75\nNOTE 3\nB2.92.7\nNOTE 4\n4220784/C   06/2021SSOP - 1.3 mm max height DCT0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.18\n0.13 C A B54PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n(3.8)\n0.07 MAX\nALL AROUND0.07 MINALL AROUND8X (1.1)\n8X (0.4)\n6X (0.65)(R0.05)TYP\n4220784/C   06/2021SSOP - 1.3 mm max height DCT0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X1\n458\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METALSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(3.8)6X (0.65)8X (0.4)8X (1.1)\n4220784/C   06/2021SSOP - 1.3 mm max height DCT0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15X\n\n\nwww.ti.comPACKAGE OUTLINE\nC1.05\n0.95\n1.451.35\n0.400.34\n0.050.00\n2X 1.05\n6X 0.35\n7X 0.350.258X 0.200.15\n0.450.35(0.13) TYPX2SON - 0.4 mm max height DQE0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4225204/A   08/20190.05 C\n0.07 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. This package complies to JEDEC MO-287 variation X2EAF.PIN 1 INDEX AREA\nSEATING PLANE0.05 C\nPIN 1 IDSYMM\nSYMM\n145\n8SCALE  9.000\nA B\nwww.ti.comEXAMPLE BOARD LAYOUT\n6X (0.35)\n(R0.05) TYP\n0.05 MAX\nALL AROUND0.05 MIN\nALL AROUND7X (0.5)8X (0.175)\n(0.9)(0.6)X2SON - 0.4 mm max height DQE0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4225204/A   08/2019\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 40XSEE SOLDER MASKDETAIL\n1\n4 58\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n7X (0.5)8X (0.175)\n6X (0.35)\n(0.9)(R0.05) TYP(0.6)X2SON - 0.4 mm max height DQE0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4225204/A   08/2019\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.075 MM THICK STENCIL\nSCALE: 40XSYMMSYMM1\n4 58\nwww.ti.comPACKAGE OUTLINE\nC\n0.5 MAX\n0.19\n0.15\n1.5\nTYP0.5  TYP\n8X 0.250.210.5\nTYPB EA\nD\n4223082/A   07/2016DSBGA - 0.5 mm max height YZP0008\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.BALL A1\nCORNER\nSEATING PLANE\nBALL TYP0.05 C\nB\n1 2\n0.015 C A BSYMM\nSYMM C\nADSCALE  8.000\nD: Max = \nE: Max = 1.918 mm, Min = \n0.918 mm, Min = 1.858 mm\n0.858 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n8X ( 0.23)(0.5) TYP\n(0.5) TYP\n(0.23)\nMETAL0.05 MAX(0.23)\nSOLDER MASK\nOPENING0.05 MIN\n4223082/A   07/2016DSBGA - 0.5 mm max height YZP0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009). SYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40X1 2\nA\nB\nC\nD\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASK\nOPENING\nSOLDER MASK\nDEFINEDMETAL UNDERSOLDER MASK\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5)\nTYP(0.5) TYP\n8X ( 0.25)(R0.05) TYP\nMETAL\nTYP\n4223082/A   07/2016DSBGA - 0.5 mm max height YZP0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:40X1 2\nA\nB\nC\nD\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.5\n2X\n1.5\n8X 0.25\n0.173.23.0 TYP\nSEATINGPLANE\n0.10.00.12\nGAGE PLANE\n0-60.90.6B2.42.2\nNOTE 3A\n2.11.9\nNOTE 3\n0.350.20(0.13) TYPVSSOP - 0.9 mm max height DCU0008A\nSMALL OUTLINE PACKAGE\n4225266/A   09/20141\n458\n0.08 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. Reference JEDEC registration MO-187 variation CA. A  30DETAIL A\nTYPICALSCALE  6.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (0.85)\n8X (0.3)\n6X (0.5)\n(3.1)(R0.05) TYPVSSOP - 0.9 mm max height DCU0008A\nSMALL OUTLINE PACKAGE\n4225266/A   09/2014\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 25XSYMMSYMM\n1\n4 58SEE SOLDER MASKDETAILS\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (0.85)\n8X (0.3)\n6X (0.5)\n(3.1)(R0.05) TYPVSSOP - 0.9 mm max height DCU0008A\nSMALL OUTLINE PACKAGE\n4225266/A   09/2014\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 25XSYMM\nSYMM1\n4 58\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TXS0102YZPR

#### Key Specifications:
- **Voltage Ratings:**
  - VCCA: 1.65 V to 3.6 V
  - VCCB: 2.3 V to 5.5 V (VCCA ≤ VCCB)
  
- **Current Ratings:**
  - Continuous output current: ±50 mA
  - Continuous current through VCCA, VCCB, or GND: ±100 mA
  
- **Power Consumption:**
  - Supply current (VCCA): 2.4 µA (typical at VCCA = 3.6 V)
  - Supply current (VCCB): 12 µA (typical at VCCB = 5.5 V)
  
- **Operating Temperature Range:**
  - -40 °C to 85 °C
  
- **Package Type:**
  - DSBGA (8 pins), dimensions: 1.90 mm x 0.90 mm
  
- **Special Features:**
  - Bidirectional voltage-level translation
  - No direction-control signal needed
  - Integrated pull-up resistors (10 kΩ) for open-drain applications
  - VCC isolation feature: Both ports enter high-impedance state if either VCC input is at GND
  - Supports partial power-down mode operation
  - Latch-up performance exceeds 100 mA per JESD 78, Class II
  - ESD protection: 
    - A Port: 2500 V (HBM), 250 V (Machine Model), 1500 V (Charged Device Model)
    - B Port: 8000 V (HBM), 250 V (Machine Model), 1500 V (Charged Device Model)
  
- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **TXS0102** is a 2-bit bidirectional voltage-level translator designed for open-drain and push-pull applications. It facilitates digital signal compatibility between devices operating at different voltage levels, making it ideal for interfacing between low-voltage and high-voltage systems. The device features two separate power supply rails, allowing it to support a wide range of logic levels from 1.65 V to 5.5 V.

#### Typical Applications:
- **I2C/SMBus Communication:** The TXS0102 is commonly used in I2C and SMBus applications where devices operate at different voltage levels.
- **UART Interfaces:** It can also be utilized in UART communication to ensure compatibility between devices with varying voltage levels.
- **General Purpose I/O (GPIO):** The device is suitable for GPIO applications where bidirectional communication is required between different voltage domains.

The TXS0102 is particularly useful in mixed-voltage environments, enabling seamless communication between components without the need for additional control signals or complex circuitry.