{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761800742192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761800742192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 23:05:42 2025 " "Processing started: Wed Oct 29 23:05:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761800742192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800742192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800742193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761800742564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761800742564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750693 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/encoder_reader.v " "Can't analyze file -- file output_files/encoder_reader.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1761800750699 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rotary_encoder_1x.v " "Can't analyze file -- file rotary_encoder_1x.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1761800750706 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Acculumator_A.v " "Can't analyze file -- file Acculumator_A.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1761800750710 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Acculumator_B.v " "Can't analyze file -- file Acculumator_B.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1761800750714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Unit " "Found entity 1: Arithmetic_Unit" {  } { { "Arithmetic_Unit.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/Arithmetic_Unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inregister.v 1 1 " "Found 1 design units, including 1 entities, in source file inregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 InRegister " "Found entity 1: InRegister" {  } { { "InRegister.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/InRegister.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outregister.v 1 1 " "Found 1 design units, including 1 entities, in source file outregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutRegister " "Found entity 1: OutRegister" {  } { { "OutRegister.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/OutRegister.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionReg " "Found entity 1: InstructionReg" {  } { { "InstructionReg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/InstructionReg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750722 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/main.v " "Can't analyze file -- file output_files/main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1761800750724 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Memory_Nx8.v " "Can't analyze file -- file Memory_Nx8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1761800750727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_microinstr.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_microinstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_MicroInstr " "Found entity 1: FSM_MicroInstr" {  } { { "FSM_MicroInstr.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/FSM_MicroInstr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_nx8.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_nx8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Nx8 " "Found entity 1: ROM_Nx8" {  } { { "ROM_Nx8.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ROM_Nx8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/ProgramCounter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main - copy.v 1 1 " "Found 1 design units, including 1 entities, in source file main - copy.v" { { "Info" "ISGN_ENTITY_NAME" "1 maina " "Found entity 1: maina" {  } { { "main - Copy.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main - Copy.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750735 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "my_lpm_counter.v " "Can't analyze file -- file my_lpm_counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1761800750739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1s " "Found entity 1: counter_1s" {  } { { "counter_1s.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/counter_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800750741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750741 ""}
{ "Error" "EVRFX_VERI_CANT_DECLARE_IMPLICIT_NET" "HEX3 main.v(125) " "Verilog HDL Object Declaration error at main.v(125): can't declare implicit net \"HEX3\" because the current value of 'default_nettype is \"none\"" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/Lab_8_VSM_Template/main.v" 125 0 0 } }  } 0 10162 "Verilog HDL Object Declaration error at %2!s!: can't declare implicit net \"%1!s!\" because the current value of 'default_nettype is \"none\"" 0 0 "Analysis & Synthesis" 0 -1 1761800750744 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761800750947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 29 23:05:50 2025 " "Processing ended: Wed Oct 29 23:05:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761800750947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761800750947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761800750947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800750947 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800751653 ""}
