// Seed: 1335841100
module module_0;
  initial disable id_1;
  wire id_2;
  id_3(
      .id_0(1)
  );
  wire  id_4;
  wire  id_5;
  uwire id_6;
  wor   id_7 = -1;
  wire  id_8;
  wire  id_9;
  id_10(
      1'b0, id_6 - id_6 ? 1'b0 : -1, 1'b0
  );
  wire id_11, id_12 = id_1, id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  function id_7(input id_8, input id_9);
    if (-1) @(negedge id_2 or 1 or posedge ~id_2) id_4 <= -1'h0;
    else;
    id_5 <= id_2 ? id_9 : id_8;
  endfunction
  module_0 modCall_1 ();
  assign modCall_1.id_7 = 0;
endmodule
