Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 28 13:10:03 2025
| Host         : FPGA13L running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-8   Critical Warning  No common period between related clocks                    1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
TIMING-16  Warning           Large setup violation                                      18          
TIMING-18  Warning           Missing input or output delay                              17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.764      -55.875                     18                  376        0.034        0.000                      0                  376        3.000        0.000                       0                   217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
i2spcm0/inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 30.516}     61.032          16.385          
  clkfbout_clk_wiz_0       {0.000 25.000}     50.000          20.000          
sys_clk_pin                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i2spcm0/inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            57.305        0.000                      0                   30        0.224        0.000                      0                   30       30.016        0.000                       0                    32  
  clkfbout_clk_wiz_0                                                                                                                                                        47.845        0.000                       0                     3  
sys_clk_pin                      4.885        0.000                      0                  328        0.160        0.000                      0                  328        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -3.764      -55.875                     18                   18        0.034        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i2spcm0/inst/inst/clk_in1
  To Clock:  i2spcm0/inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i2spcm0/inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2spcm0/inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       57.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.305ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.642ns (19.454%)  route 2.658ns (80.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 62.628 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.518     2.235 f  i2spcm0/ws_cnt_reg[5]/Q
                         net (fo=21, routed)          1.812     4.047    i2spcm0/ws_cnt_reg[5]_0[0]
    SLICE_X83Y111        LUT6 (Prop_lut6_I5_O)        0.124     4.171 r  i2spcm0/lreg[27]_i_1/O
                         net (fo=1, routed)           0.847     5.017    i2spcm0/lreg[27]_i_1_n_0
    SLICE_X83Y111        FDRE                                         r  i2spcm0/lreg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.594    62.628    i2spcm0/clk_gen_fast
    SLICE_X83Y111        FDRE                                         r  i2spcm0/lreg_reg[27]/C
                         clock pessimism              0.093    62.722    
                         clock uncertainty           -0.194    62.527    
    SLICE_X83Y111        FDRE (Setup_fdre_C_CE)      -0.205    62.322    i2spcm0/lreg_reg[27]
  -------------------------------------------------------------------
                         required time                         62.322    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                 57.305    

Slack (MET) :             57.417ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.779ns (24.452%)  route 2.407ns (75.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 62.626 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.478     2.195 f  i2spcm0/ws_cnt_reg[4]/Q
                         net (fo=21, routed)          1.710     3.905    i2spcm0/ws_cnt[4]
    SLICE_X86Y112        LUT6 (Prop_lut6_I4_O)        0.301     4.206 r  i2spcm0/lreg[29]_i_1/O
                         net (fo=1, routed)           0.697     4.903    i2spcm0/lreg[29]_i_1_n_0
    SLICE_X85Y113        FDRE                                         r  i2spcm0/lreg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.592    62.626    i2spcm0/clk_gen_fast
    SLICE_X85Y113        FDRE                                         r  i2spcm0/lreg_reg[29]/C
                         clock pessimism              0.093    62.720    
                         clock uncertainty           -0.194    62.525    
    SLICE_X85Y113        FDRE (Setup_fdre_C_CE)      -0.205    62.320    i2spcm0/lreg_reg[29]
  -------------------------------------------------------------------
                         required time                         62.320    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                 57.417    

Slack (MET) :             57.536ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.642ns (20.924%)  route 2.426ns (79.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 62.627 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.518     2.235 r  i2spcm0/ws_cnt_reg[1]/Q
                         net (fo=24, routed)          1.831     4.066    i2spcm0/ws_cnt[1]
    SLICE_X82Y112        LUT6 (Prop_lut6_I1_O)        0.124     4.190 r  i2spcm0/lreg[28]_i_1/O
                         net (fo=1, routed)           0.595     4.785    i2spcm0/lreg[28]_i_1_n_0
    SLICE_X82Y112        FDRE                                         r  i2spcm0/lreg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.593    62.627    i2spcm0/clk_gen_fast
    SLICE_X82Y112        FDRE                                         r  i2spcm0/lreg_reg[28]/C
                         clock pessimism              0.093    62.721    
                         clock uncertainty           -0.194    62.526    
    SLICE_X82Y112        FDRE (Setup_fdre_C_CE)      -0.205    62.321    i2spcm0/lreg_reg[28]
  -------------------------------------------------------------------
                         required time                         62.321    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 57.536    

Slack (MET) :             57.540ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.642ns (20.956%)  route 2.422ns (79.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 62.626 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.518     2.235 f  i2spcm0/ws_cnt_reg[5]/Q
                         net (fo=21, routed)          1.951     4.186    i2spcm0/ws_cnt_reg[5]_0[0]
    SLICE_X82Y112        LUT6 (Prop_lut6_I5_O)        0.124     4.310 r  i2spcm0/lreg[26]_i_1/O
                         net (fo=1, routed)           0.471     4.781    i2spcm0/lreg[26]_i_1_n_0
    SLICE_X83Y113        FDRE                                         r  i2spcm0/lreg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.592    62.626    i2spcm0/clk_gen_fast
    SLICE_X83Y113        FDRE                                         r  i2spcm0/lreg_reg[26]/C
                         clock pessimism              0.093    62.720    
                         clock uncertainty           -0.194    62.525    
    SLICE_X83Y113        FDRE (Setup_fdre_C_CE)      -0.205    62.320    i2spcm0/lreg_reg[26]
  -------------------------------------------------------------------
                         required time                         62.320    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                 57.540    

Slack (MET) :             57.559ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.642ns (21.233%)  route 2.382ns (78.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 62.622 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.518     2.235 f  i2spcm0/ws_cnt_reg[5]/Q
                         net (fo=21, routed)          1.662     3.897    i2spcm0/ws_cnt_reg[5]_0[0]
    SLICE_X82Y110        LUT6 (Prop_lut6_I5_O)        0.124     4.021 r  i2spcm0/lreg[20]_i_1/O
                         net (fo=1, routed)           0.720     4.741    i2spcm0/lreg[20]_i_1_n_0
    SLICE_X81Y109        FDRE                                         r  i2spcm0/lreg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.588    62.622    i2spcm0/clk_gen_fast
    SLICE_X81Y109        FDRE                                         r  i2spcm0/lreg_reg[20]/C
                         clock pessimism              0.077    62.700    
                         clock uncertainty           -0.194    62.505    
    SLICE_X81Y109        FDRE (Setup_fdre_C_CE)      -0.205    62.300    i2spcm0/lreg_reg[20]
  -------------------------------------------------------------------
                         required time                         62.300    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                 57.559    

Slack (MET) :             57.600ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.642ns (21.473%)  route 2.348ns (78.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 62.629 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.518     2.235 r  i2spcm0/ws_cnt_reg[1]/Q
                         net (fo=24, routed)          1.946     4.181    i2spcm0/ws_cnt[1]
    SLICE_X86Y112        LUT6 (Prop_lut6_I2_O)        0.124     4.305 r  i2spcm0/lreg[25]_i_1/O
                         net (fo=1, routed)           0.402     4.707    i2spcm0/lreg[25]_i_1_n_0
    SLICE_X86Y112        FDRE                                         r  i2spcm0/lreg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595    62.629    i2spcm0/clk_gen_fast
    SLICE_X86Y112        FDRE                                         r  i2spcm0/lreg_reg[25]/C
                         clock pessimism              0.077    62.707    
                         clock uncertainty           -0.194    62.512    
    SLICE_X86Y112        FDRE (Setup_fdre_C_CE)      -0.205    62.307    i2spcm0/lreg_reg[25]
  -------------------------------------------------------------------
                         required time                         62.307    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 57.600    

Slack (MET) :             57.638ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.642ns (21.620%)  route 2.327ns (78.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 62.630 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.518     2.235 f  i2spcm0/ws_cnt_reg[5]/Q
                         net (fo=21, routed)          1.481     3.716    i2spcm0/ws_cnt_reg[5]_0[0]
    SLICE_X83Y108        LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  i2spcm0/lreg[16]_i_1/O
                         net (fo=1, routed)           0.847     4.686    i2spcm0/lreg[16]_i_1_n_0
    SLICE_X83Y108        FDRE                                         r  i2spcm0/lreg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596    62.630    i2spcm0/clk_gen_fast
    SLICE_X83Y108        FDRE                                         r  i2spcm0/lreg_reg[16]/C
                         clock pessimism              0.093    62.724    
                         clock uncertainty           -0.194    62.529    
    SLICE_X83Y108        FDRE (Setup_fdre_C_CE)      -0.205    62.324    i2spcm0/lreg_reg[16]
  -------------------------------------------------------------------
                         required time                         62.324    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 57.638    

Slack (MET) :             57.714ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.642ns (22.202%)  route 2.250ns (77.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 62.629 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.518     2.235 f  i2spcm0/ws_cnt_reg[5]/Q
                         net (fo=21, routed)          1.655     3.890    i2spcm0/ws_cnt_reg[5]_0[0]
    SLICE_X82Y110        LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  i2spcm0/lreg[21]_i_1/O
                         net (fo=1, routed)           0.595     4.609    i2spcm0/lreg[21]_i_1_n_0
    SLICE_X82Y110        FDRE                                         r  i2spcm0/lreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595    62.629    i2spcm0/clk_gen_fast
    SLICE_X82Y110        FDRE                                         r  i2spcm0/lreg_reg[21]/C
                         clock pessimism              0.093    62.723    
                         clock uncertainty           -0.194    62.528    
    SLICE_X82Y110        FDRE (Setup_fdre_C_CE)      -0.205    62.323    i2spcm0/lreg_reg[21]
  -------------------------------------------------------------------
                         required time                         62.323    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                 57.714    

Slack (MET) :             57.720ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.773ns (26.989%)  route 2.091ns (73.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 62.623 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.478     2.195 f  i2spcm0/ws_cnt_reg[2]/Q
                         net (fo=23, routed)          1.383     3.578    i2spcm0/ws_cnt[2]
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.295     3.873 r  i2spcm0/lreg[15]_i_1/O
                         net (fo=1, routed)           0.708     4.581    i2spcm0/lreg[15]_i_1_n_0
    SLICE_X81Y107        FDRE                                         r  i2spcm0/lreg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.589    62.623    i2spcm0/clk_gen_fast
    SLICE_X81Y107        FDRE                                         r  i2spcm0/lreg_reg[15]/C
                         clock pessimism              0.077    62.701    
                         clock uncertainty           -0.194    62.506    
    SLICE_X81Y107        FDRE (Setup_fdre_C_CE)      -0.205    62.301    i2spcm0/lreg_reg[15]
  -------------------------------------------------------------------
                         required time                         62.301    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                 57.720    

Slack (MET) :             57.818ns  (required time - arrival time)
  Source:                 i2spcm0/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/lreg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.642ns (23.048%)  route 2.144ns (76.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 62.626 - 61.032 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.518     2.235 f  i2spcm0/ws_cnt_reg[5]/Q
                         net (fo=21, routed)          1.812     4.047    i2spcm0/ws_cnt_reg[5]_0[0]
    SLICE_X82Y112        LUT6 (Prop_lut6_I5_O)        0.124     4.171 r  i2spcm0/lreg[31]_i_1/O
                         net (fo=1, routed)           0.331     4.503    i2spcm0/lreg[31]_i_1_n_0
    SLICE_X82Y113        FDRE                                         r  i2spcm0/lreg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.592    62.626    i2spcm0/clk_gen_fast
    SLICE_X82Y113        FDRE                                         r  i2spcm0/lreg_reg[31]/C
                         clock pessimism              0.093    62.720    
                         clock uncertainty           -0.194    62.525    
    SLICE_X82Y113        FDRE (Setup_fdre_C_CE)      -0.205    62.320    i2spcm0/lreg_reg[31]
  -------------------------------------------------------------------
                         required time                         62.320    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                 57.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i2spcm0/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/left_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.164     0.767 f  i2spcm0/ws_cnt_reg[5]/Q
                         net (fo=21, routed)          0.151     0.918    i2spcm0/ws_cnt_reg[5]_0[0]
    SLICE_X84Y107        LUT6 (Prop_lut6_I0_O)        0.045     0.963 r  i2spcm0/left_valid0/O
                         net (fo=1, routed)           0.000     0.963    i2spcm0/left_valid0_n_0
    SLICE_X84Y107        FDRE                                         r  i2spcm0/left_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X84Y107        FDRE                                         r  i2spcm0/left_valid_reg/C
                         clock pessimism             -0.256     0.619    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.120     0.739    i2spcm0/left_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i2spcm0/ws_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/ws_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.753%)  route 0.173ns (45.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.164     0.767 r  i2spcm0/ws_cnt_reg[1]/Q
                         net (fo=24, routed)          0.173     0.939    i2spcm0/ws_cnt[1]
    SLICE_X84Y108        LUT6 (Prop_lut6_I3_O)        0.045     0.984 r  i2spcm0/ws_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.984    i2spcm0/ws_cnt_0[5]
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X84Y108        FDCE (Hold_fdce_C_D)         0.121     0.724    i2spcm0/ws_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i2spcm0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.230ns (61.232%)  route 0.146ns (38.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.128     0.731 r  i2spcm0/count_reg[1]/Q
                         net (fo=2, routed)           0.146     0.876    i2spcm0/count[1]
    SLICE_X89Y111        LUT3 (Prop_lut3_I2_O)        0.102     0.978 r  i2spcm0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.978    i2spcm0/count[1]_i_1_n_0
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[1]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X89Y111        FDRE (Hold_fdre_C_D)         0.107     0.710    i2spcm0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i2spcm0/ws_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/ws_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.077%)  route 0.198ns (48.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.164     0.767 r  i2spcm0/ws_cnt_reg[1]/Q
                         net (fo=24, routed)          0.198     0.965    i2spcm0/ws_cnt[1]
    SLICE_X84Y108        LUT3 (Prop_lut3_I2_O)        0.043     1.008 r  i2spcm0/ws_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.008    i2spcm0/ws_cnt_0[2]
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[2]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X84Y108        FDCE (Hold_fdce_C_D)         0.131     0.734    i2spcm0/ws_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i2spcm0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/bclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.128     0.731 r  i2spcm0/count_reg[1]/Q
                         net (fo=2, routed)           0.146     0.876    i2spcm0/count[1]
    SLICE_X89Y111        LUT4 (Prop_lut4_I2_O)        0.099     0.975 r  i2spcm0/bclk_i_1/O
                         net (fo=1, routed)           0.000     0.975    i2spcm0/bclk_i_1_n_0
    SLICE_X89Y111        FDRE                                         r  i2spcm0/bclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/bclk_reg/C
                         clock pessimism             -0.272     0.603    
    SLICE_X89Y111        FDRE (Hold_fdre_C_D)         0.091     0.694    i2spcm0/bclk_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 i2spcm0/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/ws_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.821%)  route 0.210ns (50.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.602     0.604    i2spcm0/clk_gen_fast
    SLICE_X84Y106        FDCE                                         r  i2spcm0/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDCE (Prop_fdce_C_Q)         0.164     0.768 r  i2spcm0/ws_cnt_reg[0]/Q
                         net (fo=25, routed)          0.210     0.978    i2spcm0/ws_cnt[0]
    SLICE_X84Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.023 r  i2spcm0/ws_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.023    i2spcm0/ws_cnt_0[1]
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[1]/C
                         clock pessimism             -0.256     0.619    
    SLICE_X84Y108        FDCE (Hold_fdce_C_D)         0.120     0.739    i2spcm0/ws_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 i2spcm0/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/ws_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.602     0.604    i2spcm0/clk_gen_fast
    SLICE_X84Y106        FDCE                                         r  i2spcm0/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDCE (Prop_fdce_C_Q)         0.164     0.768 f  i2spcm0/ws_cnt_reg[0]/Q
                         net (fo=25, routed)          0.200     0.967    i2spcm0/ws_cnt[0]
    SLICE_X84Y106        LUT1 (Prop_lut1_I0_O)        0.045     1.012 r  i2spcm0/ws_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.012    i2spcm0/ws_cnt[0]_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  i2spcm0/ws_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.873     0.875    i2spcm0/clk_gen_fast
    SLICE_X84Y106        FDCE                                         r  i2spcm0/ws_cnt_reg[0]/C
                         clock pessimism             -0.272     0.604    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.120     0.724    i2spcm0/ws_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 i2spcm0/xpm_cdc_pulse_inst/src_in_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/xpm_cdc_pulse_inst/src_clk
    SLICE_X84Y107        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/src_in_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.164     0.767 r  i2spcm0/xpm_cdc_pulse_inst/src_in_ff_reg/Q
                         net (fo=1, routed)           0.221     0.988    i2spcm0/xpm_cdc_pulse_inst/src_in_ff
    SLICE_X84Y107        LUT4 (Prop_lut4_I2_O)        0.044     1.032 r  i2spcm0/xpm_cdc_pulse_inst/src_level_ff_i_1/O
                         net (fo=1, routed)           0.000     1.032    i2spcm0/xpm_cdc_pulse_inst/src_level_ff_i_1_n_0
    SLICE_X84Y107        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/xpm_cdc_pulse_inst/src_clk
    SLICE_X84Y107        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg/C
                         clock pessimism             -0.272     0.603    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.131     0.734    i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i2spcm0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.141     0.744 f  i2spcm0/count_reg[0]/Q
                         net (fo=3, routed)           0.230     0.974    i2spcm0/count[0]
    SLICE_X89Y111        LUT2 (Prop_lut2_I1_O)        0.045     1.019 r  i2spcm0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.019    i2spcm0/count[0]_i_1_n_0
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[0]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X89Y111        FDRE (Hold_fdre_C_D)         0.092     0.695    i2spcm0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 i2spcm0/ws_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/ws_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.208ns (44.801%)  route 0.256ns (55.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.164     0.767 r  i2spcm0/ws_cnt_reg[3]/Q
                         net (fo=22, routed)          0.256     1.023    i2spcm0/ws_cnt[3]
    SLICE_X84Y108        LUT5 (Prop_lut5_I1_O)        0.044     1.067 r  i2spcm0/ws_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.067    i2spcm0/ws_cnt_0[4]
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[4]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X84Y108        FDCE (Hold_fdce_C_D)         0.131     0.734    i2spcm0/ws_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 30.516 }
Period(ns):         61.032
Sources:            { i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         61.032      58.876     BUFGCTRL_X0Y0    i2spcm0/inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         61.032      59.783     MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X89Y111    i2spcm0/bclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X89Y111    i2spcm0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X89Y111    i2spcm0/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X84Y107    i2spcm0/left_valid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X82Y105    i2spcm0/lreg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X81Y107    i2spcm0/lreg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X83Y108    i2spcm0/lreg_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X81Y108    i2spcm0/lreg_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       61.032      152.328    MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/bclk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/bclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X84Y107    i2spcm0/left_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X84Y107    i2spcm0/left_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X82Y105    i2spcm0/lreg_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X82Y105    i2spcm0/lreg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/bclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/bclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2spcm0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X84Y107    i2spcm0/left_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X84Y107    i2spcm0/left_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X82Y105    i2spcm0/lreg_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X82Y105    i2spcm0/lreg_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i2spcm0/inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    i2spcm0/inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  i2spcm0/inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 i2spcm0/tdata_prev_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_pcm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 2.244ns (43.865%)  route 2.872ns (56.135%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    i2spcm0/clk
    SLICE_X88Y109        FDCE                                         r  i2spcm0/tdata_prev_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDCE (Prop_fdce_C_Q)         0.478     5.794 r  i2spcm0/tdata_prev_reg[3][14]/Q
                         net (fo=3, routed)           1.126     6.920    i2spcm0/tdata_prev_reg[3][14]
    SLICE_X88Y109        LUT3 (Prop_lut3_I0_O)        0.324     7.244 r  i2spcm0/tdata_pcm[10]_i_10/O
                         net (fo=2, routed)           1.159     8.403    i2spcm0/tdata_pcm[10]_i_10_n_0
    SLICE_X88Y109        LUT5 (Prop_lut5_I1_O)        0.356     8.759 r  i2spcm0/tdata_pcm[10]_i_2/O
                         net (fo=2, routed)           0.587     9.346    i2spcm0/tdata_pcm[10]_i_2_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I0_O)        0.348     9.694 r  i2spcm0/tdata_pcm[10]_i_6/O
                         net (fo=1, routed)           0.000     9.694    i2spcm0/tdata_pcm[10]_i_6_n_0
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.095 r  i2spcm0/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    i2spcm0/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  i2spcm0/tdata_pcm_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    i2spcm0/tdata_pcm_reg[14]_i_1_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.432 r  i2spcm0/tdata_pcm_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.432    i2spcm0/p_1_in[15]
    SLICE_X87Y111        FDRE                                         r  i2spcm0/tdata_pcm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593    15.015    i2spcm0/clk
    SLICE_X87Y111        FDRE                                         r  i2spcm0/tdata_pcm_reg[15]/C
                         clock pessimism              0.275    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X87Y111        FDRE (Setup_fdre_C_D)        0.062    15.317    i2spcm0/tdata_pcm_reg[15]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 i2spcm0/tdata_prev_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_pcm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 2.241ns (43.832%)  route 2.872ns (56.168%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    i2spcm0/clk
    SLICE_X88Y109        FDCE                                         r  i2spcm0/tdata_prev_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDCE (Prop_fdce_C_Q)         0.478     5.794 r  i2spcm0/tdata_prev_reg[3][14]/Q
                         net (fo=3, routed)           1.126     6.920    i2spcm0/tdata_prev_reg[3][14]
    SLICE_X88Y109        LUT3 (Prop_lut3_I0_O)        0.324     7.244 r  i2spcm0/tdata_pcm[10]_i_10/O
                         net (fo=2, routed)           1.159     8.403    i2spcm0/tdata_pcm[10]_i_10_n_0
    SLICE_X88Y109        LUT5 (Prop_lut5_I1_O)        0.356     8.759 r  i2spcm0/tdata_pcm[10]_i_2/O
                         net (fo=2, routed)           0.587     9.346    i2spcm0/tdata_pcm[10]_i_2_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I0_O)        0.348     9.694 r  i2spcm0/tdata_pcm[10]_i_6/O
                         net (fo=1, routed)           0.000     9.694    i2spcm0/tdata_pcm[10]_i_6_n_0
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.095 r  i2spcm0/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    i2spcm0/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.429 r  i2spcm0/tdata_pcm_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.429    i2spcm0/p_1_in[12]
    SLICE_X87Y110        FDRE                                         r  i2spcm0/tdata_pcm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.594    15.016    i2spcm0/clk
    SLICE_X87Y110        FDRE                                         r  i2spcm0/tdata_pcm_reg[12]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X87Y110        FDRE (Setup_fdre_C_D)        0.062    15.318    i2spcm0/tdata_pcm_reg[12]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 i2spcm0/tdata_prev_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_pcm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 2.220ns (43.600%)  route 2.872ns (56.400%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    i2spcm0/clk
    SLICE_X88Y109        FDCE                                         r  i2spcm0/tdata_prev_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDCE (Prop_fdce_C_Q)         0.478     5.794 r  i2spcm0/tdata_prev_reg[3][14]/Q
                         net (fo=3, routed)           1.126     6.920    i2spcm0/tdata_prev_reg[3][14]
    SLICE_X88Y109        LUT3 (Prop_lut3_I0_O)        0.324     7.244 r  i2spcm0/tdata_pcm[10]_i_10/O
                         net (fo=2, routed)           1.159     8.403    i2spcm0/tdata_pcm[10]_i_10_n_0
    SLICE_X88Y109        LUT5 (Prop_lut5_I1_O)        0.356     8.759 r  i2spcm0/tdata_pcm[10]_i_2/O
                         net (fo=2, routed)           0.587     9.346    i2spcm0/tdata_pcm[10]_i_2_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I0_O)        0.348     9.694 r  i2spcm0/tdata_pcm[10]_i_6/O
                         net (fo=1, routed)           0.000     9.694    i2spcm0/tdata_pcm[10]_i_6_n_0
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.095 r  i2spcm0/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    i2spcm0/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.408 r  i2spcm0/tdata_pcm_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.408    i2spcm0/p_1_in[14]
    SLICE_X87Y110        FDRE                                         r  i2spcm0/tdata_pcm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.594    15.016    i2spcm0/clk
    SLICE_X87Y110        FDRE                                         r  i2spcm0/tdata_pcm_reg[14]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X87Y110        FDRE (Setup_fdre_C_D)        0.062    15.318    i2spcm0/tdata_pcm_reg[14]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 ltop0/filter_i/output_reg/data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltop0/filter_i/output_reg/data_o_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 2.492ns (48.949%)  route 2.599ns (51.051%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.710     5.312    ltop0/filter_i/output_reg/clk
    SLICE_X84Y112        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDCE (Prop_fdce_C_Q)         0.518     5.830 r  ltop0/filter_i/output_reg/data_o_reg[12]/Q
                         net (fo=7, routed)           1.465     7.295    ltop0/filter_i/output_reg/Q[12]
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.419 r  ltop0/filter_i/output_reg/next_value1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     7.419    ltop0/filter_i/output_reg_n_32
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.951 r  ltop0/filter_i/next_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.951    ltop0/filter_i/next_value1_carry__2_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.264 r  ltop0/filter_i/next_value1_carry__3/O[3]
                         net (fo=2, routed)           1.134     9.398    ltop0/filter_i/next_value0[15]
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.306     9.704 r  ltop0/filter_i/data_o[15]_i_2/O
                         net (fo=1, routed)           0.000     9.704    ltop0/filter_i/output_reg/data_o_reg[15]_1[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.080 r  ltop0/filter_i/output_reg/data_o_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.080    ltop0/filter_i/output_reg/data_o_reg[15]_i_1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.403 r  ltop0/filter_i/output_reg/data_o_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.403    ltop0/filter_i/output_reg/next_value[17]
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589    15.011    ltop0/filter_i/output_reg/clk
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[17]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X84Y113        FDCE (Setup_fdce_C_D)        0.109    15.360    ltop0/filter_i/output_reg/data_o_reg[17]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 ltop0/filter_i/output_reg/data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltop0/filter_i/output_reg/data_o_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 2.484ns (48.869%)  route 2.599ns (51.131%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.710     5.312    ltop0/filter_i/output_reg/clk
    SLICE_X84Y112        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDCE (Prop_fdce_C_Q)         0.518     5.830 r  ltop0/filter_i/output_reg/data_o_reg[12]/Q
                         net (fo=7, routed)           1.465     7.295    ltop0/filter_i/output_reg/Q[12]
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.419 r  ltop0/filter_i/output_reg/next_value1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     7.419    ltop0/filter_i/output_reg_n_32
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.951 r  ltop0/filter_i/next_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.951    ltop0/filter_i/next_value1_carry__2_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.264 r  ltop0/filter_i/next_value1_carry__3/O[3]
                         net (fo=2, routed)           1.134     9.398    ltop0/filter_i/next_value0[15]
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.306     9.704 r  ltop0/filter_i/data_o[15]_i_2/O
                         net (fo=1, routed)           0.000     9.704    ltop0/filter_i/output_reg/data_o_reg[15]_1[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.080 r  ltop0/filter_i/output_reg/data_o_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.080    ltop0/filter_i/output_reg/data_o_reg[15]_i_1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.395 r  ltop0/filter_i/output_reg/data_o_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.395    ltop0/filter_i/output_reg/next_value[19]
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589    15.011    ltop0/filter_i/output_reg/clk
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[19]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X84Y113        FDCE (Setup_fdce_C_D)        0.109    15.360    ltop0/filter_i/output_reg/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 i2spcm0/tdata_prev_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_pcm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 2.146ns (42.769%)  route 2.872ns (57.231%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    i2spcm0/clk
    SLICE_X88Y109        FDCE                                         r  i2spcm0/tdata_prev_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDCE (Prop_fdce_C_Q)         0.478     5.794 r  i2spcm0/tdata_prev_reg[3][14]/Q
                         net (fo=3, routed)           1.126     6.920    i2spcm0/tdata_prev_reg[3][14]
    SLICE_X88Y109        LUT3 (Prop_lut3_I0_O)        0.324     7.244 r  i2spcm0/tdata_pcm[10]_i_10/O
                         net (fo=2, routed)           1.159     8.403    i2spcm0/tdata_pcm[10]_i_10_n_0
    SLICE_X88Y109        LUT5 (Prop_lut5_I1_O)        0.356     8.759 r  i2spcm0/tdata_pcm[10]_i_2/O
                         net (fo=2, routed)           0.587     9.346    i2spcm0/tdata_pcm[10]_i_2_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I0_O)        0.348     9.694 r  i2spcm0/tdata_pcm[10]_i_6/O
                         net (fo=1, routed)           0.000     9.694    i2spcm0/tdata_pcm[10]_i_6_n_0
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.095 r  i2spcm0/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    i2spcm0/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.334 r  i2spcm0/tdata_pcm_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.334    i2spcm0/p_1_in[13]
    SLICE_X87Y110        FDRE                                         r  i2spcm0/tdata_pcm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.594    15.016    i2spcm0/clk
    SLICE_X87Y110        FDRE                                         r  i2spcm0/tdata_pcm_reg[13]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X87Y110        FDRE (Setup_fdre_C_D)        0.062    15.318    i2spcm0/tdata_pcm_reg[13]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 i2spcm0/tdata_prev_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_pcm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.130ns (42.586%)  route 2.872ns (57.414%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    i2spcm0/clk
    SLICE_X88Y109        FDCE                                         r  i2spcm0/tdata_prev_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDCE (Prop_fdce_C_Q)         0.478     5.794 r  i2spcm0/tdata_prev_reg[3][14]/Q
                         net (fo=3, routed)           1.126     6.920    i2spcm0/tdata_prev_reg[3][14]
    SLICE_X88Y109        LUT3 (Prop_lut3_I0_O)        0.324     7.244 r  i2spcm0/tdata_pcm[10]_i_10/O
                         net (fo=2, routed)           1.159     8.403    i2spcm0/tdata_pcm[10]_i_10_n_0
    SLICE_X88Y109        LUT5 (Prop_lut5_I1_O)        0.356     8.759 r  i2spcm0/tdata_pcm[10]_i_2/O
                         net (fo=2, routed)           0.587     9.346    i2spcm0/tdata_pcm[10]_i_2_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I0_O)        0.348     9.694 r  i2spcm0/tdata_pcm[10]_i_6/O
                         net (fo=1, routed)           0.000     9.694    i2spcm0/tdata_pcm[10]_i_6_n_0
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.095 r  i2spcm0/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    i2spcm0/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.318 r  i2spcm0/tdata_pcm_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.318    i2spcm0/p_1_in[11]
    SLICE_X87Y110        FDRE                                         r  i2spcm0/tdata_pcm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.594    15.016    i2spcm0/clk
    SLICE_X87Y110        FDRE                                         r  i2spcm0/tdata_pcm_reg[11]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X87Y110        FDRE (Setup_fdre_C_D)        0.062    15.318    i2spcm0/tdata_pcm_reg[11]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 ltop0/filter_i/output_reg/data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltop0/filter_i/output_reg/data_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 2.408ns (48.093%)  route 2.599ns (51.907%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.710     5.312    ltop0/filter_i/output_reg/clk
    SLICE_X84Y112        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDCE (Prop_fdce_C_Q)         0.518     5.830 r  ltop0/filter_i/output_reg/data_o_reg[12]/Q
                         net (fo=7, routed)           1.465     7.295    ltop0/filter_i/output_reg/Q[12]
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.419 r  ltop0/filter_i/output_reg/next_value1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     7.419    ltop0/filter_i/output_reg_n_32
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.951 r  ltop0/filter_i/next_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.951    ltop0/filter_i/next_value1_carry__2_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.264 r  ltop0/filter_i/next_value1_carry__3/O[3]
                         net (fo=2, routed)           1.134     9.398    ltop0/filter_i/next_value0[15]
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.306     9.704 r  ltop0/filter_i/data_o[15]_i_2/O
                         net (fo=1, routed)           0.000     9.704    ltop0/filter_i/output_reg/data_o_reg[15]_1[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.080 r  ltop0/filter_i/output_reg/data_o_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.080    ltop0/filter_i/output_reg/data_o_reg[15]_i_1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.319 r  ltop0/filter_i/output_reg/data_o_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.319    ltop0/filter_i/output_reg/next_value[18]
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589    15.011    ltop0/filter_i/output_reg/clk
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[18]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X84Y113        FDCE (Setup_fdce_C_D)        0.109    15.360    ltop0/filter_i/output_reg/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 ltop0/filter_i/output_reg/data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltop0/filter_i/output_reg/data_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 2.388ns (47.885%)  route 2.599ns (52.115%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.710     5.312    ltop0/filter_i/output_reg/clk
    SLICE_X84Y112        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDCE (Prop_fdce_C_Q)         0.518     5.830 r  ltop0/filter_i/output_reg/data_o_reg[12]/Q
                         net (fo=7, routed)           1.465     7.295    ltop0/filter_i/output_reg/Q[12]
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.124     7.419 r  ltop0/filter_i/output_reg/next_value1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     7.419    ltop0/filter_i/output_reg_n_32
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.951 r  ltop0/filter_i/next_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.951    ltop0/filter_i/next_value1_carry__2_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.264 r  ltop0/filter_i/next_value1_carry__3/O[3]
                         net (fo=2, routed)           1.134     9.398    ltop0/filter_i/next_value0[15]
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.306     9.704 r  ltop0/filter_i/data_o[15]_i_2/O
                         net (fo=1, routed)           0.000     9.704    ltop0/filter_i/output_reg/data_o_reg[15]_1[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.080 r  ltop0/filter_i/output_reg/data_o_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.080    ltop0/filter_i/output_reg/data_o_reg[15]_i_1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.299 r  ltop0/filter_i/output_reg/data_o_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.299    ltop0/filter_i/output_reg/next_value[16]
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589    15.011    ltop0/filter_i/output_reg/clk
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[16]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X84Y113        FDCE (Setup_fdce_C_D)        0.109    15.360    ltop0/filter_i/output_reg/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 ltop0/filter_i/output_reg/data_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltop0/filter_i/output_reg/data_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 2.361ns (47.723%)  route 2.586ns (52.277%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.712     5.314    ltop0/filter_i/output_reg/clk
    SLICE_X84Y110        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y110        FDCE (Prop_fdce_C_Q)         0.518     5.832 r  ltop0/filter_i/output_reg/data_o_reg[7]/Q
                         net (fo=6, routed)           1.452     7.285    ltop0/filter_i/output_reg/Q[7]
    SLICE_X85Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.409 r  ltop0/filter_i/output_reg/next_value1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.409    ltop0/filter_i/output_reg_n_25
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.810 r  ltop0/filter_i/next_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.810    ltop0/filter_i/next_value1_carry__1_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.123 r  ltop0/filter_i/next_value1_carry__2/O[3]
                         net (fo=2, routed)           1.134     9.257    ltop0/filter_i/next_value0[11]
    SLICE_X84Y111        LUT2 (Prop_lut2_I0_O)        0.306     9.563 r  ltop0/filter_i/data_o[11]_i_2/O
                         net (fo=1, routed)           0.000     9.563    ltop0/filter_i/output_reg/data_o_reg[11]_1[3]
    SLICE_X84Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.939 r  ltop0/filter_i/output_reg/data_o_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    ltop0/filter_i/output_reg/data_o_reg[11]_i_1_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.262 r  ltop0/filter_i/output_reg/data_o_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.262    ltop0/filter_i/output_reg/next_value[13]
    SLICE_X84Y112        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.590    15.012    ltop0/filter_i/output_reg/clk
    SLICE_X84Y112        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[13]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X84Y112        FDCE (Setup_fdce_C_D)        0.109    15.361    ltop0/filter_i/output_reg/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  5.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/dest_clk
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.739    i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/dest_clk
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X84Y105        FDRE (Hold_fdre_C_D)         0.060     1.579    i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i2spcm0/tdata_async_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_prev_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.642%)  route 0.137ns (49.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    i2spcm0/clk
    SLICE_X83Y105        FDRE                                         r  i2spcm0/tdata_async_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i2spcm0/tdata_async_reg_reg[14]/Q
                         net (fo=4, routed)           0.137     1.798    i2spcm0/data[0]
    SLICE_X87Y105        FDCE                                         r  i2spcm0/tdata_prev_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2spcm0/clk
    SLICE_X87Y105        FDCE                                         r  i2spcm0/tdata_prev_reg[2][0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X87Y105        FDCE (Hold_fdce_C_D)         0.070     1.628    i2spcm0/tdata_prev_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i2spcm0/tdata_async_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_prev_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.599%)  route 0.143ns (50.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    i2spcm0/clk
    SLICE_X83Y105        FDRE                                         r  i2spcm0/tdata_async_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i2spcm0/tdata_async_reg_reg[14]/Q
                         net (fo=4, routed)           0.143     1.804    i2spcm0/data[0]
    SLICE_X86Y105        FDCE                                         r  i2spcm0/tdata_prev_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2spcm0/clk
    SLICE_X86Y105        FDCE                                         r  i2spcm0/tdata_prev_reg[3][0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y105        FDCE (Hold_fdce_C_D)         0.070     1.628    i2spcm0/tdata_prev_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i2spcm0/tvalid_pcm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltop0/abs_value_i/output_reg/valid_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.598     1.517    i2spcm0/clk
    SLICE_X87Y112        FDRE                                         r  i2spcm0/tvalid_pcm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  i2spcm0/tvalid_pcm_reg/Q
                         net (fo=17, routed)          0.130     1.788    ltop0/abs_value_i/output_reg/valid_o_reg_0[0]
    SLICE_X86Y113        FDCE                                         r  ltop0/abs_value_i/output_reg/valid_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.867     2.033    ltop0/abs_value_i/output_reg/clk
    SLICE_X86Y113        FDCE                                         r  ltop0/abs_value_i/output_reg/valid_o_reg/C
                         clock pessimism             -0.501     1.531    
    SLICE_X86Y113        FDCE (Hold_fdce_C_D)         0.070     1.601    ltop0/abs_value_i/output_reg/valid_o_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i2spcm0/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    i2spcm0/xpm_cdc_pulse_inst/dest_clk
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.148     1.667 r  i2spcm0/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.075     1.742    i2spcm0/valid_fast
    SLICE_X85Y105        FDRE                                         r  i2spcm0/valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/clk
    SLICE_X85Y105        FDRE                                         r  i2spcm0/valid_d_reg/C
                         clock pessimism             -0.504     1.532    
    SLICE_X85Y105        FDRE (Hold_fdre_C_D)         0.017     1.549    i2spcm0/valid_d_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ltop0/abs_value_i/output_reg/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltop0/filter_i/output_reg/data_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.475%)  route 0.100ns (28.525%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/abs_value_i/output_reg/clk
    SLICE_X83Y109        FDCE                                         r  ltop0/abs_value_i/output_reg/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/abs_value_i/output_reg/data_o_reg[2]/Q
                         net (fo=1, routed)           0.100     1.760    ltop0/filter_i/data_o_reg[15][2]
    SLICE_X84Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  ltop0/filter_i/data_o[3]_i_3/O
                         net (fo=1, routed)           0.000     1.805    ltop0/filter_i/output_reg/data_o_reg[3]_1[2]
    SLICE_X84Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.870 r  ltop0/filter_i/output_reg/data_o_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    ltop0/filter_i/output_reg/next_value[2]
    SLICE_X84Y109        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    ltop0/filter_i/output_reg/clk
    SLICE_X84Y109        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[2]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y109        FDCE (Hold_fdce_C_D)         0.134     1.668    ltop0/filter_i/output_reg/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 i2spcm0/tdata_async_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_prev_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.861%)  route 0.188ns (57.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    i2spcm0/clk
    SLICE_X83Y105        FDRE                                         r  i2spcm0/tdata_async_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i2spcm0/tdata_async_reg_reg[14]/Q
                         net (fo=4, routed)           0.188     1.848    i2spcm0/data[0]
    SLICE_X86Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2spcm0/clk
    SLICE_X86Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[0][0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y106        FDCE (Hold_fdce_C_D)         0.070     1.628    i2spcm0/tdata_prev_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i2spcm0/tdata_async_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_prev_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.249ns (68.133%)  route 0.116ns (31.867%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.598     1.517    i2spcm0/clk
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  i2spcm0/tdata_async_reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.775    i2spcm0/u_dc_block/Q[15]
    SLICE_X86Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  i2spcm0/u_dc_block/tdata_prev_reg[1][16]_i_1/O[3]
                         net (fo=4, routed)           0.000     1.883    i2spcm0/tdata_d1[16]
    SLICE_X86Y110        FDCE                                         r  i2spcm0/tdata_prev_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    i2spcm0/clk
    SLICE_X86Y110        FDCE                                         r  i2spcm0/tdata_prev_reg[0][16]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X86Y110        FDCE (Hold_fdce_C_D)         0.102     1.658    i2spcm0/tdata_prev_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i2spcm0/tdata_async_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2spcm0/tdata_prev_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.256ns (68.304%)  route 0.119ns (31.696%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.598     1.517    i2spcm0/clk
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  i2spcm0/tdata_async_reg_reg[27]/Q
                         net (fo=1, routed)           0.119     1.777    i2spcm0/u_dc_block/Q[12]
    SLICE_X86Y110        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  i2spcm0/u_dc_block/tdata_prev_reg[1][16]_i_1/O[0]
                         net (fo=4, routed)           0.000     1.892    i2spcm0/tdata_d1[13]
    SLICE_X86Y110        FDCE                                         r  i2spcm0/tdata_prev_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    i2spcm0/clk
    SLICE_X86Y110        FDCE                                         r  i2spcm0/tdata_prev_reg[0][13]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X86Y110        FDCE (Hold_fdce_C_D)         0.102     1.658    i2spcm0/tdata_prev_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ltop0/abs_value_i/output_reg/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltop0/filter_i/output_reg/data_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.287ns (74.127%)  route 0.100ns (25.873%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/abs_value_i/output_reg/clk
    SLICE_X83Y109        FDCE                                         r  ltop0/abs_value_i/output_reg/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/abs_value_i/output_reg/data_o_reg[2]/Q
                         net (fo=1, routed)           0.100     1.760    ltop0/filter_i/data_o_reg[15][2]
    SLICE_X84Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  ltop0/filter_i/data_o[3]_i_3/O
                         net (fo=1, routed)           0.000     1.805    ltop0/filter_i/output_reg/data_o_reg[3]_1[2]
    SLICE_X84Y109        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.906 r  ltop0/filter_i/output_reg/data_o_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    ltop0/filter_i/output_reg/next_value[3]
    SLICE_X84Y109        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    ltop0/filter_i/output_reg/clk
    SLICE_X84Y109        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[3]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y109        FDCE (Hold_fdce_C_D)         0.134     1.668    ltop0/filter_i/output_reg/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y105   i2spcm0/outsel_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y105   i2spcm0/outsel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y105   i2spcm0/tdata_async_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y109   i2spcm0/tdata_async_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y109   i2spcm0/tdata_async_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y105   i2spcm0/outsel_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y105   i2spcm0/outsel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y105   i2spcm0/outsel_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y105   i2spcm0/outsel_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y105   i2spcm0/tdata_async_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y105   i2spcm0/tdata_async_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y105   i2spcm0/outsel_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y105   i2spcm0/outsel_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y105   i2spcm0/outsel_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y105   i2spcm0/outsel_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y105   i2spcm0/tdata_async_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y105   i2spcm0/tdata_async_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y107   i2spcm0/tdata_async_reg_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           18  Failing Endpoints,  Worst Slack       -3.764ns,  Total Violation      -55.875ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        6.538ns  (logic 0.456ns (6.975%)  route 6.082ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 7695.015 - 7690.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 7691.682 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809  7691.781    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7687.859 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7689.877    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7689.974 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709  7691.683    i2spcm0/clk_gen_fast
    SLICE_X81Y108        FDRE                                         r  i2spcm0/lreg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDRE (Prop_fdre_C_Q)         0.456  7692.139 r  i2spcm0/lreg_reg[17]/Q
                         net (fo=1, routed)           6.082  7698.221    i2spcm0/lreg[17]
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7691.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  7693.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7693.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593  7695.014    i2spcm0/clk
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[17]/C
                         clock pessimism              0.000  7695.014    
                         clock uncertainty           -0.497  7694.517    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)       -0.061  7694.456    i2spcm0/tdata_async_reg_reg[17]
  -------------------------------------------------------------------
                         required time                       7694.456    
                         arrival time                       -7698.221    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        6.280ns  (logic 0.456ns (7.261%)  route 5.824ns (92.739%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 7695.014 - 7690.000 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 7691.687 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809  7691.781    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7687.859 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7689.877    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7689.974 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.714  7691.688    i2spcm0/clk_gen_fast
    SLICE_X82Y110        FDRE                                         r  i2spcm0/lreg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.456  7692.144 r  i2spcm0/lreg_reg[21]/Q
                         net (fo=1, routed)           5.824  7697.968    i2spcm0/lreg[21]
    SLICE_X85Y109        FDRE                                         r  i2spcm0/tdata_async_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7691.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  7693.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7693.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592  7695.013    i2spcm0/clk
    SLICE_X85Y109        FDRE                                         r  i2spcm0/tdata_async_reg_reg[21]/C
                         clock pessimism              0.000  7695.013    
                         clock uncertainty           -0.497  7694.516    
    SLICE_X85Y109        FDRE (Setup_fdre_C_D)       -0.075  7694.440    i2spcm0/tdata_async_reg_reg[21]
  -------------------------------------------------------------------
                         required time                       7694.441    
                         arrival time                       -7697.968    
  -------------------------------------------------------------------
                         slack                                 -3.527    

Slack (VIOLATED) :        -3.511ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        6.299ns  (logic 0.456ns (7.239%)  route 5.843ns (92.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 7695.014 - 7690.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 7691.684 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809  7691.781    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7687.859 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7689.877    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7689.974 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.711  7691.685    i2spcm0/clk_gen_fast
    SLICE_X82Y113        FDRE                                         r  i2spcm0/lreg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.456  7692.141 r  i2spcm0/lreg_reg[31]/Q
                         net (fo=1, routed)           5.843  7697.984    i2spcm0/lreg[31]
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7691.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  7693.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7693.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592  7695.013    i2spcm0/clk
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[31]/C
                         clock pessimism              0.000  7695.013    
                         clock uncertainty           -0.497  7694.516    
    SLICE_X83Y110        FDRE (Setup_fdre_C_D)       -0.043  7694.473    i2spcm0/tdata_async_reg_reg[31]
  -------------------------------------------------------------------
                         required time                       7694.474    
                         arrival time                       -7697.984    
  -------------------------------------------------------------------
                         slack                                 -3.511    

Slack (VIOLATED) :        -3.490ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        6.262ns  (logic 0.456ns (7.282%)  route 5.806ns (92.718%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 7695.014 - 7690.000 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 7691.685 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809  7691.781    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7687.859 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7689.877    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7689.974 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.712  7691.686    i2spcm0/clk_gen_fast
    SLICE_X82Y112        FDRE                                         r  i2spcm0/lreg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.456  7692.142 r  i2spcm0/lreg_reg[28]/Q
                         net (fo=1, routed)           5.806  7697.948    i2spcm0/lreg[28]
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7691.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  7693.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7693.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592  7695.013    i2spcm0/clk
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[28]/C
                         clock pessimism              0.000  7695.013    
                         clock uncertainty           -0.497  7694.516    
    SLICE_X83Y110        FDRE (Setup_fdre_C_D)       -0.058  7694.458    i2spcm0/tdata_async_reg_reg[28]
  -------------------------------------------------------------------
                         required time                       7694.458    
                         arrival time                       -7697.948    
  -------------------------------------------------------------------
                         slack                                 -3.490    

Slack (VIOLATED) :        -3.414ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        6.184ns  (logic 0.456ns (7.374%)  route 5.728ns (92.626%))
  Logic Levels:           0  
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 7695.015 - 7690.000 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 7691.689 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809  7691.781    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7687.859 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7689.877    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7689.974 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.716  7691.689    i2spcm0/clk_gen_fast
    SLICE_X83Y104        FDRE                                         r  i2spcm0/lreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456  7692.146 r  i2spcm0/lreg_reg[18]/Q
                         net (fo=1, routed)           5.728  7697.874    i2spcm0/lreg[18]
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7691.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  7693.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7693.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593  7695.014    i2spcm0/clk
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[18]/C
                         clock pessimism              0.000  7695.014    
                         clock uncertainty           -0.497  7694.517    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)       -0.058  7694.458    i2spcm0/tdata_async_reg_reg[18]
  -------------------------------------------------------------------
                         required time                       7694.459    
                         arrival time                       -7697.873    
  -------------------------------------------------------------------
                         slack                                 -3.414    

Slack (VIOLATED) :        -3.372ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        6.134ns  (logic 0.456ns (7.434%)  route 5.678ns (92.566%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 7695.016 - 7690.000 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 7691.689 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809  7691.781    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7687.859 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7689.877    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7689.974 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.716  7691.689    i2spcm0/clk_gen_fast
    SLICE_X82Y105        FDRE                                         r  i2spcm0/lreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDRE (Prop_fdre_C_Q)         0.456  7692.146 r  i2spcm0/lreg_reg[14]/Q
                         net (fo=1, routed)           5.678  7697.823    i2spcm0/lreg[14]
    SLICE_X83Y105        FDRE                                         r  i2spcm0/tdata_async_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7691.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  7693.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7693.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.594  7695.015    i2spcm0/clk
    SLICE_X83Y105        FDRE                                         r  i2spcm0/tdata_async_reg_reg[14]/C
                         clock pessimism              0.000  7695.015    
                         clock uncertainty           -0.497  7694.518    
    SLICE_X83Y105        FDRE (Setup_fdre_C_D)       -0.067  7694.451    i2spcm0/tdata_async_reg_reg[14]
  -------------------------------------------------------------------
                         required time                       7694.451    
                         arrival time                       -7697.823    
  -------------------------------------------------------------------
                         slack                                 -3.372    

Slack (VIOLATED) :        -3.187ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        5.944ns  (logic 0.456ns (7.672%)  route 5.488ns (92.328%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 7695.014 - 7690.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 7691.684 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809  7691.781    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7687.859 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7689.877    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7689.974 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.711  7691.685    i2spcm0/clk_gen_fast
    SLICE_X85Y113        FDRE                                         r  i2spcm0/lreg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDRE (Prop_fdre_C_Q)         0.456  7692.141 r  i2spcm0/lreg_reg[29]/Q
                         net (fo=1, routed)           5.488  7697.629    i2spcm0/lreg[29]
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7691.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  7693.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7693.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592  7695.013    i2spcm0/clk
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[29]/C
                         clock pessimism              0.000  7695.013    
                         clock uncertainty           -0.497  7694.516    
    SLICE_X85Y110        FDRE (Setup_fdre_C_D)       -0.075  7694.440    i2spcm0/tdata_async_reg_reg[29]
  -------------------------------------------------------------------
                         required time                       7694.441    
                         arrival time                       -7697.628    
  -------------------------------------------------------------------
                         slack                                 -3.187    

Slack (VIOLATED) :        -3.079ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        5.806ns  (logic 0.456ns (7.854%)  route 5.350ns (92.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 7695.014 - 7690.000 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 7691.686 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809  7691.781    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7687.859 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7689.877    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7689.974 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.713  7691.687    i2spcm0/clk_gen_fast
    SLICE_X85Y111        FDRE                                         r  i2spcm0/lreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.456  7692.143 r  i2spcm0/lreg_reg[24]/Q
                         net (fo=1, routed)           5.350  7697.492    i2spcm0/lreg[24]
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7691.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920  7693.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7693.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592  7695.013    i2spcm0/clk
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[24]/C
                         clock pessimism              0.000  7695.013    
                         clock uncertainty           -0.497  7694.516    
    SLICE_X85Y110        FDRE (Setup_fdre_C_D)       -0.103  7694.413    i2spcm0/tdata_async_reg_reg[24]
  -------------------------------------------------------------------
                         required time                       7694.414    
                         arrival time                       -7697.492    
  -------------------------------------------------------------------
                         slack                                 -3.079    

Slack (VIOLATED) :        -3.040ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        3.195ns  (logic 0.175ns (5.477%)  route 3.020ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 7691.518 - 7690.000 ) 
    Source Clock Delay      (SCD):    0.875ns = ( 7690.846 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898  7690.869    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  7689.244 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  7689.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  7689.973 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872  7690.845    i2spcm0/clk_gen_fast
    SLICE_X83Y108        FDRE                                         r  i2spcm0/lreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.175  7691.020 r  i2spcm0/lreg_reg[16]/Q
                         net (fo=1, routed)           3.020  7694.040    i2spcm0/lreg[16]
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250  7690.249 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644  7690.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  7690.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599  7691.518    i2spcm0/clk
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[16]/C
                         clock pessimism              0.000  7691.518    
                         clock uncertainty           -0.497  7691.020    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)       -0.019  7691.001    i2spcm0/tdata_async_reg_reg[16]
  -------------------------------------------------------------------
                         required time                       7691.002    
                         arrival time                       -7694.042    
  -------------------------------------------------------------------
                         slack                                 -3.040    

Slack (VIOLATED) :        -2.990ns  (required time - arrival time)
  Source:                 i2spcm0/lreg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.028ns  (sys_clk_pin rise@7690.000ns - clk_out1_clk_wiz_0 rise@7689.971ns)
  Data Path Delay:        3.134ns  (logic 0.175ns (5.584%)  route 2.959ns (94.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 7691.517 - 7690.000 ) 
    Source Clock Delay      (SCD):    0.872ns = ( 7690.844 - 7689.971 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   7689.971  7689.971 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7689.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898  7690.869    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  7689.244 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  7689.944    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  7689.973 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.870  7690.843    i2spcm0/clk_gen_fast
    SLICE_X86Y112        FDRE                                         r  i2spcm0/lreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.175  7691.018 r  i2spcm0/lreg_reg[25]/Q
                         net (fo=1, routed)           2.959  7693.977    i2spcm0/lreg[25]
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7690.000  7690.000 r  
    E3                                                0.000  7690.000 r  clk (IN)
                         net (fo=0)                   0.000  7690.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250  7690.249 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644  7690.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  7690.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.598  7691.517    i2spcm0/clk
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[25]/C
                         clock pessimism              0.000  7691.517    
                         clock uncertainty           -0.497  7691.019    
    SLICE_X85Y110        FDRE (Setup_fdre_C_D)       -0.032  7690.987    i2spcm0/tdata_async_reg_reg[25]
  -------------------------------------------------------------------
                         required time                       7690.987    
                         arrival time                       -7693.978    
  -------------------------------------------------------------------
                         slack                                 -2.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.367ns (8.252%)  route 4.080ns (91.748%))
  Logic Levels:           0  
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.589     1.592    i2spcm0/clk_gen_fast
    SLICE_X81Y107        FDRE                                         r  i2spcm0/lreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.367     1.959 r  i2spcm0/lreg_reg[15]/Q
                         net (fo=1, routed)           4.080     6.039    i2spcm0/lreg[15]
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.713     5.315    i2spcm0/clk
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[15]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.497     5.813    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.192     6.005    i2spcm0/tdata_async_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.005    
                         arrival time                           6.039    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.367ns (8.151%)  route 4.135ns (91.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X85Y108        FDRE                                         r  i2spcm0/lreg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.367     1.966 r  i2spcm0/lreg_reg[22]/Q
                         net (fo=1, routed)           4.135     6.101    i2spcm0/lreg[22]
    SLICE_X85Y109        FDRE                                         r  i2spcm0/tdata_async_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.712     5.314    i2spcm0/clk
    SLICE_X85Y109        FDRE                                         r  i2spcm0/tdata_async_reg_reg[22]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.497     5.812    
    SLICE_X85Y109        FDRE (Hold_fdre_C_D)         0.190     6.002    i2spcm0/tdata_async_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.002    
                         arrival time                           6.101    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.367ns (8.125%)  route 4.150ns (91.875%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.594     1.597    i2spcm0/clk_gen_fast
    SLICE_X82Y111        FDRE                                         r  i2spcm0/lreg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.367     1.964 r  i2spcm0/lreg_reg[23]/Q
                         net (fo=1, routed)           4.150     6.114    i2spcm0/lreg[23]
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.712     5.314    i2spcm0/clk
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[23]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.497     5.812    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.162     5.974    i2spcm0/tdata_async_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.974    
                         arrival time                           6.114    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.367ns (8.023%)  route 4.207ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        3.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.597     1.600    i2spcm0/clk_gen_fast
    SLICE_X89Y109        FDRE                                         r  i2spcm0/lreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.367     1.967 r  i2spcm0/lreg_reg[19]/Q
                         net (fo=1, routed)           4.207     6.174    i2spcm0/lreg[19]
    SLICE_X85Y109        FDRE                                         r  i2spcm0/tdata_async_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.712     5.314    i2spcm0/clk
    SLICE_X85Y109        FDRE                                         r  i2spcm0/tdata_async_reg_reg[19]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.497     5.812    
    SLICE_X85Y109        FDRE (Hold_fdre_C_D)         0.162     5.974    i2spcm0/tdata_async_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.974    
                         arrival time                           6.174    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.367ns (7.756%)  route 4.365ns (92.244%))
  Logic Levels:           0  
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.588     1.591    i2spcm0/clk_gen_fast
    SLICE_X81Y109        FDRE                                         r  i2spcm0/lreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.367     1.958 r  i2spcm0/lreg_reg[20]/Q
                         net (fo=1, routed)           4.365     6.322    i2spcm0/lreg[20]
    SLICE_X85Y109        FDRE                                         r  i2spcm0/tdata_async_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.712     5.314    i2spcm0/clk
    SLICE_X85Y109        FDRE                                         r  i2spcm0/tdata_async_reg_reg[20]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.497     5.812    
    SLICE_X85Y109        FDRE (Hold_fdre_C_D)         0.187     5.999    i2spcm0/tdata_async_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.999    
                         arrival time                           6.322    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.367ns (7.718%)  route 4.388ns (92.282%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.592     1.595    i2spcm0/clk_gen_fast
    SLICE_X83Y113        FDRE                                         r  i2spcm0/lreg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.367     1.962 r  i2spcm0/lreg_reg[26]/Q
                         net (fo=1, routed)           4.388     6.350    i2spcm0/lreg[26]
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.712     5.314    i2spcm0/clk
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[26]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.497     5.812    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.180     5.992    i2spcm0/tdata_async_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.992    
                         arrival time                           6.350    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.367ns (7.700%)  route 4.399ns (92.300%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.594     1.597    i2spcm0/clk_gen_fast
    SLICE_X83Y111        FDRE                                         r  i2spcm0/lreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.367     1.964 r  i2spcm0/lreg_reg[27]/Q
                         net (fo=1, routed)           4.399     6.363    i2spcm0/lreg[27]
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.712     5.314    i2spcm0/clk
    SLICE_X83Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[27]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.497     5.812    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.170     5.982    i2spcm0/tdata_async_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.982    
                         arrival time                           6.363    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.367ns (7.670%)  route 4.418ns (92.330%))
  Logic Levels:           0  
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     1.598    i2spcm0/clk_gen_fast
    SLICE_X86Y112        FDRE                                         r  i2spcm0/lreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.367     1.965 r  i2spcm0/lreg_reg[25]/Q
                         net (fo=1, routed)           4.418     6.383    i2spcm0/lreg[25]
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.712     5.314    i2spcm0/clk
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[25]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.497     5.812    
    SLICE_X85Y110        FDRE (Hold_fdre_C_D)         0.187     5.999    i2spcm0/tdata_async_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.999    
                         arrival time                           6.383    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.367ns (7.447%)  route 4.561ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X83Y108        FDRE                                         r  i2spcm0/lreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.367     1.966 r  i2spcm0/lreg_reg[16]/Q
                         net (fo=1, routed)           4.561     6.527    i2spcm0/lreg[16]
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.713     5.315    i2spcm0/clk
    SLICE_X83Y107        FDRE                                         r  i2spcm0/tdata_async_reg_reg[16]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.497     5.813    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.180     5.993    i2spcm0/tdata_async_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.993    
                         arrival time                           6.527    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 i2spcm0/lreg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/tdata_async_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.367ns (7.413%)  route 4.584ns (92.587%))
  Logic Levels:           0  
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.593     1.596    i2spcm0/clk_gen_fast
    SLICE_X85Y112        FDRE                                         r  i2spcm0/lreg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_fdre_C_Q)         0.367     1.963 r  i2spcm0/lreg_reg[30]/Q
                         net (fo=1, routed)           4.584     6.547    i2spcm0/lreg[30]
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.712     5.314    i2spcm0/clk
    SLICE_X85Y110        FDRE                                         r  i2spcm0/tdata_async_reg_reg[30]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.497     5.812    
    SLICE_X85Y110        FDRE (Hold_fdre_C_D)         0.190     6.002    i2spcm0/tdata_async_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.002    
                         arrival time                           6.547    
  -------------------------------------------------------------------
                         slack                                  0.545    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.987%)  route 0.609ns (56.013%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/xpm_cdc_pulse_inst/src_clk
    SLICE_X84Y107        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.478     2.195 r  i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg/Q
                         net (fo=2, routed)           0.609     2.804    i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/src_in
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.594     5.016    i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/dest_clk
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.076%)  route 0.241ns (61.924%))
  Logic Levels:           0  
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/xpm_cdc_pulse_inst/src_clk
    SLICE_X84Y107        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.148     0.751 r  i2spcm0/xpm_cdc_pulse_inst/src_level_ff_reg/Q
                         net (fo=2, routed)           0.241     0.991    i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/src_in
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/dest_clk
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2spcm0/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 4.047ns (56.490%)  route 3.117ns (43.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.518     2.235 r  i2spcm0/ws_cnt_reg[5]/Q
                         net (fo=21, routed)          3.117     5.352    i2s_lrclk_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529     8.881 r  i2s_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000     8.881    i2s_lrclk
    F6                                                                r  i2s_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2spcm0/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.682ns  (logic 3.998ns (70.360%)  route 1.684ns (29.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.456     2.173 r  i2spcm0/bclk_reg/Q
                         net (fo=2, routed)           1.684     3.857    i2s_clk_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542     7.399 r  i2s_clk_OBUF_inst/O
                         net (fo=0)                   0.000     7.399    i2s_clk
    G6                                                                r  i2s_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2spcm0/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.384ns (80.311%)  route 0.339ns (19.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  i2spcm0/bclk_reg/Q
                         net (fo=2, routed)           0.339     1.083    i2s_clk_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     2.326 r  i2s_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.326    i2s_clk
    G6                                                                r  i2s_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2spcm0/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.394ns (56.296%)  route 1.082ns (43.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.164     0.767 r  i2spcm0/ws_cnt_reg[5]/Q
                         net (fo=21, routed)          1.082     1.849    i2s_lrclk_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.079 r  i2s_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.079    i2s_lrclk
    F6                                                                r  i2s_lrclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2spcm0/inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i2spcm0/inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809    26.809    i2spcm0/inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  i2spcm0/inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    i2spcm0/inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.002 f  i2spcm0/inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    i2spcm0/inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  i2spcm0/inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2spcm0/inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i2spcm0/inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2spcm0/inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    i2spcm0/inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2spcm0/inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    i2spcm0/inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  i2spcm0/inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.822ns  (logic 4.008ns (40.809%)  route 5.814ns (59.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.713     5.315    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y107        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  ltop0/encoder_i/output_reg/data_o_reg[5]/Q
                         net (fo=1, routed)           5.814    11.585    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    15.138 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.138    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 4.010ns (41.466%)  route 5.661ns (58.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y106        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  ltop0/encoder_i/output_reg/data_o_reg[2]/Q
                         net (fo=1, routed)           5.661    11.433    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.987 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.987    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.620ns  (logic 4.008ns (41.659%)  route 5.613ns (58.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.713     5.315    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y108        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  ltop0/encoder_i/output_reg/data_o_reg[10]/Q
                         net (fo=1, routed)           5.613    11.384    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    14.936 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.936    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.493ns  (logic 4.025ns (42.400%)  route 5.468ns (57.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    ltop0/encoder_i/output_reg/clk
    SLICE_X83Y106        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  ltop0/encoder_i/output_reg/data_o_reg[0]/Q
                         net (fo=1, routed)           5.468    11.240    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    14.809 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.809    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.492ns  (logic 4.026ns (42.420%)  route 5.465ns (57.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y106        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  ltop0/encoder_i/output_reg/data_o_reg[1]/Q
                         net (fo=1, routed)           5.465    11.238    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    14.808 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.808    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 4.011ns (42.368%)  route 5.456ns (57.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.713     5.315    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y107        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  ltop0/encoder_i/output_reg/data_o_reg[8]/Q
                         net (fo=1, routed)           5.456    11.228    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    14.783 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.783    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 4.011ns (43.132%)  route 5.288ns (56.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.713     5.315    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y108        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  ltop0/encoder_i/output_reg/data_o_reg[9]/Q
                         net (fo=1, routed)           5.288    11.060    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    14.615 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.615    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 4.008ns (43.188%)  route 5.272ns (56.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y106        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  ltop0/encoder_i/output_reg/data_o_reg[3]/Q
                         net (fo=1, routed)           5.272    11.044    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    14.596 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.596    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 4.004ns (43.148%)  route 5.275ns (56.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.713     5.315    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y107        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  ltop0/encoder_i/output_reg/data_o_reg[7]/Q
                         net (fo=1, routed)           5.275    11.046    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    14.594 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.594    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.218ns  (logic 4.010ns (43.506%)  route 5.207ns (56.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.713     5.315    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y107        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  ltop0/encoder_i/output_reg/data_o_reg[6]/Q
                         net (fo=1, routed)           5.207    10.979    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    14.533 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.533    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.693ns  (logic 1.392ns (51.695%)  route 1.301ns (48.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y108        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/encoder_i/output_reg/data_o_reg[12]/Q
                         net (fo=1, routed)           1.301     2.960    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.212 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.212    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.373ns (46.968%)  route 1.550ns (53.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y106        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  ltop0/encoder_i/output_reg/data_o_reg[4]/Q
                         net (fo=1, routed)           1.550     3.211    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     4.443 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.443    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.362ns (46.222%)  route 1.585ns (53.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y109        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/encoder_i/output_reg/data_o_reg[15]/Q
                         net (fo=1, routed)           1.585     3.245    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.466 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.466    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.970ns  (logic 1.377ns (46.360%)  route 1.593ns (53.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y109        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/encoder_i/output_reg/data_o_reg[14]/Q
                         net (fo=1, routed)           1.593     3.253    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.489 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.489    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.394ns (46.828%)  route 1.583ns (53.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y109        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/encoder_i/output_reg/data_o_reg[13]/Q
                         net (fo=1, routed)           1.583     3.243    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.496 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.496    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.262ns  (logic 1.393ns (42.719%)  route 1.868ns (57.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y108        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/encoder_i/output_reg/data_o_reg[11]/Q
                         net (fo=1, routed)           1.868     3.528    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.780 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.780    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.514ns  (logic 1.396ns (39.720%)  route 2.118ns (60.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y107        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/encoder_i/output_reg/data_o_reg[6]/Q
                         net (fo=1, routed)           2.118     3.778    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     5.033 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.033    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.519ns  (logic 1.393ns (39.592%)  route 2.126ns (60.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y106        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  ltop0/encoder_i/output_reg/data_o_reg[3]/Q
                         net (fo=1, routed)           2.126     3.786    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     5.039 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.039    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.531ns  (logic 1.389ns (39.341%)  route 2.142ns (60.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y107        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/encoder_i/output_reg/data_o_reg[7]/Q
                         net (fo=1, routed)           2.142     3.802    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     5.050 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.050    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltop0/encoder_i/output_reg/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 1.397ns (39.263%)  route 2.160ns (60.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    ltop0/encoder_i/output_reg/clk
    SLICE_X82Y108        FDCE                                         r  ltop0/encoder_i/output_reg/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ltop0/encoder_i/output_reg/data_o_reg[9]/Q
                         net (fo=1, routed)           2.160     3.820    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     5.076 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.076    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/ws_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.123ns  (logic 1.631ns (20.079%)  route 6.492ns (79.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         1.637     8.123    i2spcm0/arstn
    SLICE_X84Y108        FDCE                                         f  i2spcm0/ws_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[1]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/ws_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.123ns  (logic 1.631ns (20.079%)  route 6.492ns (79.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         1.637     8.123    i2spcm0/arstn
    SLICE_X84Y108        FDCE                                         f  i2spcm0/ws_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[2]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/ws_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.123ns  (logic 1.631ns (20.079%)  route 6.492ns (79.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         1.637     8.123    i2spcm0/arstn
    SLICE_X84Y108        FDCE                                         f  i2spcm0/ws_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[3]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/ws_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.123ns  (logic 1.631ns (20.079%)  route 6.492ns (79.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         1.637     8.123    i2spcm0/arstn
    SLICE_X84Y108        FDCE                                         f  i2spcm0/ws_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[4]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/ws_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.123ns  (logic 1.631ns (20.079%)  route 6.492ns (79.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         1.637     8.123    i2spcm0/arstn
    SLICE_X84Y108        FDCE                                         f  i2spcm0/ws_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X84Y108        FDCE                                         r  i2spcm0/ws_cnt_reg[5]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/ws_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.631ns (23.322%)  route 5.363ns (76.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.508     6.994    i2spcm0/arstn
    SLICE_X84Y106        FDCE                                         f  i2spcm0/ws_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.597     1.600    i2spcm0/clk_gen_fast
    SLICE_X84Y106        FDCE                                         r  i2spcm0/ws_cnt_reg[0]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.315ns  (logic 1.659ns (26.271%)  route 4.656ns (73.729%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.656     6.163    i2spcm0/arstn_IBUF
    SLICE_X89Y111        LUT3 (Prop_lut3_I0_O)        0.152     6.315 r  i2spcm0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.315    i2spcm0/count[1]_i_1_n_0
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[1]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.289ns  (logic 1.631ns (25.935%)  route 4.658ns (74.065%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.658     6.165    i2spcm0/arstn_IBUF
    SLICE_X89Y111        LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  i2spcm0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.289    i2spcm0/count[0]_i_1_n_0
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/count_reg[0]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/bclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.287ns  (logic 1.631ns (25.943%)  route 4.656ns (74.057%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.656     6.163    i2spcm0/arstn_IBUF
    SLICE_X89Y111        LUT4 (Prop_lut4_I3_O)        0.124     6.287 r  i2spcm0/bclk_i_1/O
                         net (fo=1, routed)           0.000     6.287    i2spcm0/bclk_i_1_n_0
    SLICE_X89Y111        FDRE                                         r  i2spcm0/bclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2spcm0/bclk_reg/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/xpm_cdc_pulse_inst/src_in_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.631ns (27.483%)  route 4.304ns (72.517%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.304     5.811    i2spcm0/xpm_cdc_pulse_inst/lopt
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.935 r  i2spcm0/xpm_cdc_pulse_inst/src_in_ff_i_1/O
                         net (fo=1, routed)           0.000     5.935    i2spcm0/xpm_cdc_pulse_inst/src_in_ff_i_1_n_0
    SLICE_X84Y107        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/src_in_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2spcm0/xpm_cdc_pulse_inst/src_clk
    SLICE_X84Y107        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/src_in_ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.228ns (34.520%)  route 0.433ns (65.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.433     0.661    i2spcm0/D[0]
    SLICE_X82Y105        FDRE                                         r  i2spcm0/lreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.873     0.875    i2spcm0/clk_gen_fast
    SLICE_X82Y105        FDRE                                         r  i2spcm0/lreg_reg[14]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.228ns (30.419%)  route 0.522ns (69.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.522     0.750    i2spcm0/D[0]
    SLICE_X89Y109        FDRE                                         r  i2spcm0/lreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.873     0.875    i2spcm0/clk_gen_fast
    SLICE_X89Y109        FDRE                                         r  i2spcm0/lreg_reg[19]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.228ns (29.633%)  route 0.542ns (70.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.542     0.770    i2spcm0/D[0]
    SLICE_X83Y104        FDRE                                         r  i2spcm0/lreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.873     0.875    i2spcm0/clk_gen_fast
    SLICE_X83Y104        FDRE                                         r  i2spcm0/lreg_reg[18]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.228ns (28.440%)  route 0.574ns (71.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.574     0.803    i2spcm0/D[0]
    SLICE_X85Y108        FDRE                                         r  i2spcm0/lreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X85Y108        FDRE                                         r  i2spcm0/lreg_reg[22]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.228ns (27.189%)  route 0.611ns (72.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.611     0.840    i2spcm0/D[0]
    SLICE_X83Y108        FDRE                                         r  i2spcm0/lreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.872     0.874    i2spcm0/clk_gen_fast
    SLICE_X83Y108        FDRE                                         r  i2spcm0/lreg_reg[16]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.228ns (23.617%)  route 0.738ns (76.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.738     0.967    i2spcm0/D[0]
    SLICE_X81Y107        FDRE                                         r  i2spcm0/lreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.868     0.870    i2spcm0/clk_gen_fast
    SLICE_X81Y107        FDRE                                         r  i2spcm0/lreg_reg[15]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.228ns (23.425%)  route 0.746ns (76.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.746     0.975    i2spcm0/D[0]
    SLICE_X83Y111        FDRE                                         r  i2spcm0/lreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.871     0.873    i2spcm0/clk_gen_fast
    SLICE_X83Y111        FDRE                                         r  i2spcm0/lreg_reg[27]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.228ns (23.154%)  route 0.758ns (76.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.758     0.986    i2spcm0/D[0]
    SLICE_X82Y110        FDRE                                         r  i2spcm0/lreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.871     0.873    i2spcm0/clk_gen_fast
    SLICE_X82Y110        FDRE                                         r  i2spcm0/lreg_reg[21]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.228ns (22.392%)  route 0.791ns (77.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.791     1.020    i2spcm0/D[0]
    SLICE_X81Y108        FDRE                                         r  i2spcm0/lreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.868     0.870    i2spcm0/clk_gen_fast
    SLICE_X81Y108        FDRE                                         r  i2spcm0/lreg_reg[17]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2spcm0/lreg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.228ns (21.936%)  route 0.812ns (78.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.812     1.041    i2spcm0/D[0]
    SLICE_X82Y111        FDRE                                         r  i2spcm0/lreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2spcm0/inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2spcm0/inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2spcm0/inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2spcm0/inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.871     0.873    i2spcm0/clk_gen_fast
    SLICE_X82Y111        FDRE                                         r  i2spcm0/lreg_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/log_i/output_reg/data_o_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.279ns  (logic 1.631ns (17.578%)  route 7.648ns (82.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.793     9.279    ltop0/log_i/output_reg/data_o_reg[4]_0
    SLICE_X83Y112        FDCE                                         f  ltop0/log_i/output_reg/data_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.590     5.012    ltop0/log_i/output_reg/clk
    SLICE_X83Y112        FDCE                                         r  ltop0/log_i/output_reg/data_o_reg[0]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/log_i/output_reg/data_o_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.279ns  (logic 1.631ns (17.578%)  route 7.648ns (82.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.793     9.279    ltop0/log_i/output_reg/data_o_reg[4]_0
    SLICE_X83Y112        FDCE                                         f  ltop0/log_i/output_reg/data_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.590     5.012    ltop0/log_i/output_reg/clk
    SLICE_X83Y112        FDCE                                         r  ltop0/log_i/output_reg/data_o_reg[1]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/log_i/output_reg/data_o_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.279ns  (logic 1.631ns (17.578%)  route 7.648ns (82.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.793     9.279    ltop0/log_i/output_reg/data_o_reg[4]_0
    SLICE_X83Y112        FDCE                                         f  ltop0/log_i/output_reg/data_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.590     5.012    ltop0/log_i/output_reg/clk
    SLICE_X83Y112        FDCE                                         r  ltop0/log_i/output_reg/data_o_reg[2]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/log_i/output_reg/data_o_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.279ns  (logic 1.631ns (17.578%)  route 7.648ns (82.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.793     9.279    ltop0/log_i/output_reg/data_o_reg[4]_0
    SLICE_X83Y112        FDCE                                         f  ltop0/log_i/output_reg/data_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.590     5.012    ltop0/log_i/output_reg/clk
    SLICE_X83Y112        FDCE                                         r  ltop0/log_i/output_reg/data_o_reg[3]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/log_i/output_reg/data_o_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.279ns  (logic 1.631ns (17.578%)  route 7.648ns (82.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.793     9.279    ltop0/log_i/output_reg/data_o_reg[4]_0
    SLICE_X83Y112        FDCE                                         f  ltop0/log_i/output_reg/data_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.590     5.012    ltop0/log_i/output_reg/clk
    SLICE_X83Y112        FDCE                                         r  ltop0/log_i/output_reg/data_o_reg[4]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/filter_i/output_reg/data_o_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.261ns  (logic 1.631ns (17.612%)  route 7.630ns (82.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.775     9.261    ltop0/filter_i/output_reg/data_o_reg[19]_1
    SLICE_X84Y113        FDCE                                         f  ltop0/filter_i/output_reg/data_o_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589     5.011    ltop0/filter_i/output_reg/clk
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[16]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/filter_i/output_reg/data_o_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.261ns  (logic 1.631ns (17.612%)  route 7.630ns (82.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.775     9.261    ltop0/filter_i/output_reg/data_o_reg[19]_1
    SLICE_X84Y113        FDCE                                         f  ltop0/filter_i/output_reg/data_o_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589     5.011    ltop0/filter_i/output_reg/clk
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[17]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/filter_i/output_reg/data_o_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.261ns  (logic 1.631ns (17.612%)  route 7.630ns (82.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.775     9.261    ltop0/filter_i/output_reg/data_o_reg[19]_1
    SLICE_X84Y113        FDCE                                         f  ltop0/filter_i/output_reg/data_o_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589     5.011    ltop0/filter_i/output_reg/clk
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[18]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/filter_i/output_reg/data_o_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.261ns  (logic 1.631ns (17.612%)  route 7.630ns (82.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.775     9.261    ltop0/filter_i/output_reg/data_o_reg[19]_1
    SLICE_X84Y113        FDCE                                         f  ltop0/filter_i/output_reg/data_o_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589     5.011    ltop0/filter_i/output_reg/clk
    SLICE_X84Y113        FDCE                                         r  ltop0/filter_i/output_reg/data_o_reg[19]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            ltop0/abs_value_i/output_reg/data_o_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.982ns  (logic 1.631ns (18.158%)  route 7.351ns (81.842%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           4.855     6.362    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.486 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.497     8.982    ltop0/abs_value_i/output_reg/data_o_reg[15]_0
    SLICE_X81Y111        FDCE                                         f  ltop0/abs_value_i/output_reg/data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.584     5.006    ltop0/abs_value_i/output_reg/clk
    SLICE_X81Y111        FDCE                                         r  ltop0/abs_value_i/output_reg/data_o_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/xpm_cdc_pulse_inst/dest_event_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.320ns (13.312%)  route 2.081ns (86.688%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.081     2.356    i2spcm0/xpm_cdc_pulse_inst/lopt
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.045     2.401 r  i2spcm0/xpm_cdc_pulse_inst/dest_event_ff_i_1/O
                         net (fo=1, routed)           0.000     2.401    i2spcm0/xpm_cdc_pulse_inst/dest_event_ff_i_1_n_0
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/dest_event_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/xpm_cdc_pulse_inst/dest_clk
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/dest_event_ff_reg/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/xpm_cdc_pulse_inst/dest_pulse_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.405ns  (logic 0.324ns (13.456%)  route 2.081ns (86.544%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.081     2.356    i2spcm0/xpm_cdc_pulse_inst/lopt
    SLICE_X84Y105        LUT3 (Prop_lut3_I2_O)        0.049     2.405 r  i2spcm0/xpm_cdc_pulse_inst/dest_pulse_ff_i_1/O
                         net (fo=1, routed)           0.000     2.405    i2spcm0/xpm_cdc_pulse_inst/dest_pulse_ff_i_1_n_0
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/dest_pulse_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/xpm_cdc_pulse_inst/dest_clk
    SLICE_X84Y105        FDRE                                         r  i2spcm0/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/tdata_prev_reg[2][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.700ns  (logic 0.320ns (11.836%)  route 2.381ns (88.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.198     2.472    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.183     2.700    i2spcm0/arstn
    SLICE_X87Y106        FDCE                                         f  i2spcm0/tdata_prev_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2spcm0/clk
    SLICE_X87Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[2][3]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/tdata_prev_reg[2][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.700ns  (logic 0.320ns (11.836%)  route 2.381ns (88.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.198     2.472    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.183     2.700    i2spcm0/arstn
    SLICE_X87Y106        FDCE                                         f  i2spcm0/tdata_prev_reg[2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2spcm0/clk
    SLICE_X87Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[2][8]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/tdata_prev_reg[0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.705ns  (logic 0.320ns (11.817%)  route 2.385ns (88.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.198     2.472    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.187     2.705    i2spcm0/arstn
    SLICE_X86Y106        FDCE                                         f  i2spcm0/tdata_prev_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2spcm0/clk
    SLICE_X86Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[0][0]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/tdata_prev_reg[1][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.709ns  (logic 0.320ns (11.797%)  route 2.390ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.198     2.472    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.192     2.709    i2spcm0/arstn
    SLICE_X85Y106        FDCE                                         f  i2spcm0/tdata_prev_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/clk
    SLICE_X85Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[1][0]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/tdata_prev_reg[1][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.709ns  (logic 0.320ns (11.797%)  route 2.390ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.198     2.472    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.192     2.709    i2spcm0/arstn
    SLICE_X85Y106        FDCE                                         f  i2spcm0/tdata_prev_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/clk
    SLICE_X85Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[1][1]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/tdata_prev_reg[1][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.709ns  (logic 0.320ns (11.797%)  route 2.390ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.198     2.472    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.192     2.709    i2spcm0/arstn
    SLICE_X85Y106        FDCE                                         f  i2spcm0/tdata_prev_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/clk
    SLICE_X85Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[1][2]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/tdata_prev_reg[1][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.709ns  (logic 0.320ns (11.797%)  route 2.390ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.198     2.472    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.192     2.709    i2spcm0/arstn
    SLICE_X85Y106        FDCE                                         f  i2spcm0/tdata_prev_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/clk
    SLICE_X85Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[1][3]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2spcm0/tdata_prev_reg[1][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.709ns  (logic 0.320ns (11.797%)  route 2.390ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=8, routed)           2.198     2.472    i2spcm0/arstn_IBUF
    SLICE_X89Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  i2spcm0/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.192     2.709    i2spcm0/arstn
    SLICE_X85Y106        FDCE                                         f  i2spcm0/tdata_prev_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2spcm0/clk
    SLICE_X85Y106        FDCE                                         r  i2spcm0/tdata_prev_reg[1][8]/C





