// Seed: 3497427800
module module_0 #(
    parameter id_1 = 32'd96
) ();
  logic _id_1;
  assign id_1 = id_1;
  wire [{  -1  ,  id_1  } : -1] id_2;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    input  uwire id_6,
    output wor   id_7,
    input  tri   id_8,
    output wor   id_9,
    input  tri0  id_10,
    output tri   id_11,
    input  tri1  id_12
);
  assign id_7 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
