# Reading E:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab7_soc
# ** Warning: (vlib-34) Library already exists at "lab7_soc".
# vmap lab7_soc lab7_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab7_soc lab7_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:38 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:12:38 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:12:39 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v 
# -- Compiling module lab7_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0
# End time: 17:12:39 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module lab7_soc_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_avalon_st_adapter_001
# End time: 17:12:39 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab7_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_avalon_st_adapter
# End time: 17:12:39 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:12:40 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v 
# -- Compiling module lab7_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab7_soc_sysid_qsys_0
# End time: 17:12:40 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v 
# -- Compiling module lab7_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab7_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab7_soc_sdram_pll_altpll_lqa2
# -- Compiling module lab7_soc_sdram_pll
# 
# Top level modules:
# 	lab7_soc_sdram_pll
# End time: 17:12:40 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_sdram.v 
# -- Compiling module lab7_soc_sdram_input_efifo_module
# -- Compiling module lab7_soc_sdram
# 
# Top level modules:
# 	lab7_soc_sdram
# End time: 17:12:40 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v 
# -- Compiling module lab7_soc_otg_hpi_data
# 
# Top level modules:
# 	lab7_soc_otg_hpi_data
# End time: 17:12:40 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v 
# -- Compiling module lab7_soc_otg_hpi_cs
# 
# Top level modules:
# 	lab7_soc_otg_hpi_cs
# End time: 17:12:40 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v 
# -- Compiling module lab7_soc_otg_hpi_address
# 
# Top level modules:
# 	lab7_soc_otg_hpi_address
# End time: 17:12:40 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:40 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v 
# -- Compiling module lab7_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab7_soc_onchip_memory2_0
# End time: 17:12:41 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:41 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v 
# -- Compiling module lab7_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab7_soc_nios2_gen2_0
# End time: 17:12:41 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:41 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab7_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab7_soc_nios2_gen2_0_cpu
# End time: 17:12:41 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:41 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 17:12:41 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:41 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab7_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 17:12:41 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:41 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 17:12:42 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:42 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab7_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab7_soc_nios2_gen2_0_cpu_test_bench
# End time: 17:12:42 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:42 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v 
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0
# 
# Top level modules:
# 	lab7_soc_jtag_uart_0
# End time: 17:12:43 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_TIMER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:43 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_TIMER.v 
# -- Compiling module lab7_soc_TIMER
# 
# Top level modules:
# 	lab7_soc_TIMER
# End time: 17:12:43 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_Room0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:43 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_Room0.v 
# -- Compiling module lab7_soc_Room0
# 
# Top level modules:
# 	lab7_soc_Room0
# End time: 17:12:43 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_Reset_s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:43 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_Reset_s.v 
# -- Compiling module lab7_soc_Reset_s
# 
# Top level modules:
# 	lab7_soc_Reset_s
# End time: 17:12:43 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/vga_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:43 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/vga_clk.v 
# -- Compiling module vga_clk
# 
# Top level modules:
# 	vga_clk
# End time: 17:12:43 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartus/Project/Final/Final/db {E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:43 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartus/Project/Final/Final/db" E:/Quartus/Project/Final/Final/db/vga_clk_altpll.v 
# -- Compiling module vga_clk_altpll
# 
# Top level modules:
# 	vga_clk_altpll
# End time: 17:12:44 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:44 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/lab7_soc.v 
# -- Compiling module lab7_soc
# 
# Top level modules:
# 	lab7_soc
# End time: 17:12:44 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:44 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv 
# -- Compiling module lab7_soc_irq_mapper
# 
# Top level modules:
# 	lab7_soc_irq_mapper
# End time: 17:12:44 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:44 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 17:12:44 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:44 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 17:12:44 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:44 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 17:12:45 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:45 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 17:12:45 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:45 on May 06,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 17:12:45 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:45 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 17:12:45 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:45 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:12:45 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:45 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_rsp_mux_001
# End time: 17:12:46 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:46 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:12:46 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:46 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_rsp_mux
# End time: 17:12:46 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:46 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_rsp_demux_002
# End time: 17:12:46 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:46 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_rsp_demux
# End time: 17:12:46 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:47 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_cmd_mux_002
# End time: 17:12:47 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:47 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_cmd_mux
# End time: 17:12:47 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:47 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_cmd_demux_001
# End time: 17:12:47 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:47 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_cmd_demux
# End time: 17:12:47 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:47 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 17:12:47 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:47 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 17:12:47 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:47 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_router_004_default_decode
# -- Compiling module lab7_soc_mm_interconnect_0_router_004
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_router_004
# End time: 17:12:47 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:48 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_router_003_default_decode
# -- Compiling module lab7_soc_mm_interconnect_0_router_003
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_router_003
# End time: 17:12:48 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:48 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab7_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_router_002
# End time: 17:12:48 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:48 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_router_001_default_decode
# -- Compiling module lab7_soc_mm_interconnect_0_router_001
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_router_001
# End time: 17:12:48 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:48 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv 
# -- Compiling module lab7_soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab7_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_router
# End time: 17:12:48 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:48 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 17:12:48 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:49 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 17:12:49 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:49 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 17:12:49 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:49 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 17:12:49 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7_soc +incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules {E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/Rooms.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:49 on May 06,2020
# vlog -reportprogress 300 -sv -work lab7_soc "+incdir+E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules" E:/Quartus/Project/Final/Final/lab7_soc/synthesis/submodules/Rooms.sv 
# -- Compiling module Rooms
# 
# Top level modules:
# 	Rooms
# End time: 17:12:49 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/My_DrawRoom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:49 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/My_DrawRoom.sv 
# -- Compiling module DrawRoom
# 
# Top level modules:
# 	DrawRoom
# End time: 17:12:49 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/My_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:49 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/My_ram.sv 
# -- Compiling module SpriteSheet
# 
# Top level modules:
# 	SpriteSheet
# End time: 17:12:49 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/My_frame_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:49 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/My_frame_buffer.sv 
# -- Compiling module FrameBuffer
# 
# Top level modules:
# 	FrameBuffer
# End time: 17:12:50 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/My_DrawPlayer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:50 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/My_DrawPlayer.sv 
# -- Compiling module DrawPlayer
# 
# Top level modules:
# 	DrawPlayer
# End time: 17:12:50 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/My_DrawEnemy.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:50 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/My_DrawEnemy.sv 
# -- Compiling module DrawEnemy
# 
# Top level modules:
# 	DrawEnemy
# End time: 17:12:50 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/My_DrawController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:50 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/My_DrawController.sv 
# -- Compiling module DrawController
# 
# Top level modules:
# 	DrawController
# End time: 17:12:50 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/hpi_io_intf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:50 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/hpi_io_intf.sv 
# -- Compiling module hpi_io_intf
# 
# Top level modules:
# 	hpi_io_intf
# End time: 17:12:50 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:50 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 17:12:50 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:50 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:12:50 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:50 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 17:12:50 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/My_Palette.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:50 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/My_Palette.sv 
# -- Compiling module Palette
# 
# Top level modules:
# 	Palette
# End time: 17:12:51 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/Player_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/Player_Controller.sv 
# -- Compiling module Player_Controller
# 
# Top level modules:
# 	Player_Controller
# End time: 17:12:51 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/My_EnemyController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/My_EnemyController.sv 
# -- Compiling module Enemy_Controller
# 
# Top level modules:
# 	Enemy_Controller
# End time: 17:12:51 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/Health.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/Health.sv 
# -- Compiling module Health
# 
# Top level modules:
# 	Health
# End time: 17:12:51 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/DrawHud.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/DrawHud.sv 
# -- Compiling module DrawHud
# 
# Top level modules:
# 	DrawHud
# End time: 17:12:51 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/DungeonController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/DungeonController.sv 
# -- Compiling module DungeonController
# 
# Top level modules:
# 	DungeonController
# End time: 17:12:51 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/My_Draw_FB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/My_Draw_FB.sv 
# -- Compiling module Draw_Frame_Buffer
# 
# Top level modules:
# 	Draw_Frame_Buffer
# End time: 17:12:51 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/lab8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/lab8.sv 
# -- Compiling module lab8
# 
# Top level modules:
# 	lab8
# End time: 17:12:51 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/Quartus/Project/Final/Final {E:/Quartus/Project/Final/Final/testbench2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:52 on May 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus/Project/Final/Final" E:/Quartus/Project/Final/Final/testbench2.sv 
# -- Compiling module testbench2
# 
# Top level modules:
# 	testbench2
# End time: 17:12:52 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab7_soc -voptargs="+acc"  testbench2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab7_soc -voptargs=""+acc"" testbench2 
# Start time: 17:12:52 on May 06,2020
# Loading sv_std.std
# Loading work.testbench2
# Loading work.DrawController
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3000 ns
add wave -position end  sim:/testbench2/tp/State
run
restart
run
# GetModuleFileName: 
# 
# 
# GetModuleFileName: 
# 
# 
# End time: 17:18:55 on May 06,2020, Elapsed time: 0:06:03
# Errors: 0, Warnings: 0
