read_verilog case4
current_design case4
source case4.sdc
source ../tmp/parallel_execute_file > ../tmp/parallel_execute_file.rpt

exit
