Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov  3 13:59:39 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/LeNet_wrapper_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.267      -40.513                    160                40102        0.189        0.000                      0                40102        3.750        0.000                       0                 12177  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.267      -40.513                    160                40102        0.189        0.000                      0                40102        3.750        0.000                       0                 12177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          160  Failing Endpoints,  Worst Slack       -0.267ns,  Total Violation      -40.513ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/kx_fu_80_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 2.861ns (29.620%)  route 6.798ns (70.380%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12189, unset)        0.973     0.973    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[9]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg_n_23_[9]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln126_reg_627[0]_i_3/O
                         net (fo=1, unplaced)         1.111     3.880    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln126_reg_627[0]_i_3_n_23
                         LUT6 (Prop_lut6_I1_O)        0.124     4.004 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln126_reg_627[0]_i_1/O
                         net (fo=5, unplaced)         0.447     4.451    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln126_fu_268_p2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.575 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76[3]_i_2/O
                         net (fo=1, unplaced)         0.000     4.575    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76[3]_i_2_n_23
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.088 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     5.097    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[3]_i_1_n_23
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.214 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.214    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[7]_i_1_n_23
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.331 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.331    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[11]_i_1_n_23
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.587 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[15]_i_1/O[2]
                         net (fo=2, unplaced)         0.916     6.503    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/ap_phi_mux_inp_1_phi_fu_137_p6[14]
                         LUT4 (Prop_lut4_I0_O)        0.301     6.804 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln153_reg_639_pp0_iter2_reg_reg[0]_srl2_i_9/O
                         net (fo=1, unplaced)         1.111     7.915    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln153_reg_639_pp0_iter2_reg_reg[0]_srl2_i_9_n_23
                         LUT5 (Prop_lut5_I2_O)        0.124     8.039 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln153_reg_639_pp0_iter2_reg_reg[0]_srl2_i_4/O
                         net (fo=2, unplaced)         0.430     8.469    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln153_reg_639_pp0_iter2_reg_reg[0]_srl2_i_4_n_23
                         LUT6 (Prop_lut6_I4_O)        0.124     8.593 f  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76[31]_i_6/O
                         net (fo=3, unplaced)         0.467     9.060    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76[31]_i_6_n_23
                         LUT2 (Prop_lut2_I1_O)        0.124     9.184 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/ky_fu_68[0]_i_5/O
                         net (fo=5, unplaced)         0.477     9.661    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/kx_fu_80_reg[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     9.785 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/kx_fu_80[0]_i_1/O
                         net (fo=32, unplaced)        0.847    10.632    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U_n_31
                         FDRE                                         r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/kx_fu_80_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12189, unset)        0.924    10.924    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/kx_fu_80_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/kx_fu_80_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                 -0.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.256ns (74.306%)  route 0.089ns (25.694%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12189, unset)        0.410     0.410    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[0]/Q
                         net (fo=3, unplaced)         0.089     0.663    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg_n_23_[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.755 r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[3]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     0.755    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/ap_phi_mux_inp_1_phi_fu_137_p6[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12189, unset)        0.432     0.432    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[1]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_fu_76_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/FC_1u_500u_10u_U0/mul_32ns_32ns_64_2_1_U387/buff0_reg/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/inElem_U/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/inElem_U/ram_reg_0_63_0_2/RAMA/CLK



