<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xlinx_WebPACK\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>7020</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>818</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.968</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.032</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.915</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>alu/M_adder_out[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out27</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>alu/alu/Mmux_out26</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.684</twLogDel><twRouteDel>5.231</twRouteDel><twTotDel>7.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.070</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.886</twTotPathDel><twClkSkew dest = "0.295" src = "0.304">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/alu/boolean/N22</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N22</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.180</twLogDel><twRouteDel>5.706</twRouteDel><twTotDel>7.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.099</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.848</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>alu/M_adder_n</twComp><twBEL>alu/alu/adder/Maddsub_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>alu/M_adder_out[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out27</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>alu/alu/Mmux_out26</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.775</twLogDel><twRouteDel>5.073</twRouteDel><twTotDel>7.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.119</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.828</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>alu/alu/M_adder_out[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N25</twComp><twBEL>alu/alu/Mmux_out26</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>alu/alu/Mmux_out25</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.463</twLogDel><twRouteDel>5.365</twRouteDel><twTotDel>7.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.124</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.823</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>alu/M_adder_out[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>alu/alu/Mmux_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.684</twLogDel><twRouteDel>5.139</twRouteDel><twTotDel>7.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.146</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.801</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>alu/M_adder_n</twComp><twBEL>alu/alu/adder/Maddsub_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>alu/M_adder_out[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out27</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>alu/alu/Mmux_out26</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.763</twLogDel><twRouteDel>5.038</twRouteDel><twTotDel>7.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.252</twSlack><twSrc BELType="FF">alu/ram2/read_data_6</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.700</twTotPathDel><twClkSkew dest = "0.295" src = "0.308">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_6</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_ram2_read_data[7]</twComp><twBEL>alu/ram2/read_data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>alu/M_ram2_read_data[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/Sh123</twComp><twBEL>alu/Mmux_M_alu_a101</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>alu/M_alu_a[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>alu/Mmux_out103</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o4_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N22</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.150</twLogDel><twRouteDel>5.550</twRouteDel><twTotDel>7.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.288</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.659</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>alu/alu/M_adder_out[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N25</twComp><twBEL>alu/alu/Mmux_out26</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>alu/alu/Mmux_out25</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.346</twLogDel><twRouteDel>5.313</twRouteDel><twTotDel>7.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.333</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.614</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>alu/M_adder_n</twComp><twBEL>alu/alu/adder/Maddsub_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>alu/M_adder_out[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out27</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>alu/alu/Mmux_out26</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.696</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>7.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.421</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.526</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>alu/M_adder_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>alu/alu/Mmux_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.605</twLogDel><twRouteDel>4.921</twRouteDel><twTotDel>7.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.501</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.446</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>alu/M_adder_out[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>alu/alu/Mmux_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.672</twLogDel><twRouteDel>4.774</twRouteDel><twTotDel>7.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.562</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.385</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N25</twComp><twBEL>alu/alu/Mmux_out26</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>alu/alu/Mmux_out25</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.509</twLogDel><twRouteDel>4.876</twRouteDel><twTotDel>7.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.599</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.348</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>alu/M_adder_out[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>alu/alu/Mmux_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.581</twLogDel><twRouteDel>4.767</twRouteDel><twTotDel>7.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.606</twSlack><twSrc BELType="FF">alu/ram3/read_data_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.348</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram3/read_data_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram3_read_data[3]</twComp><twBEL>alu/ram3/read_data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>alu/M_ram3_read_data[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out23</twComp><twBEL>alu/Mmux_M_alu_b151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>alu/Mmux_M_alu_b151</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N22</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>alu/alu/boolean/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N22</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.048</twLogDel><twRouteDel>5.300</twRouteDel><twTotDel>7.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.634</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.322</twTotPathDel><twClkSkew dest = "0.295" src = "0.304">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>alu/M_ram2_read_data[15]</twComp><twBEL>alu/alu/boolean/out1_F</twBEL><twBEL>alu/alu/boolean/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>alu/alu/boolean/out</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/boolean/GND_18_o_b[15]_or_16_OUT[0]</twComp><twBEL>alu/alu/boolean/GND_18_o_b[15]_or_16_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/alu/boolean/GND_18_o_b[15]_or_16_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.130</twLogDel><twRouteDel>5.192</twRouteDel><twTotDel>7.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.647</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_4</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.301</twTotPathDel><twClkSkew dest = "0.295" src = "0.312">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_4</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X17Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/alu/boolean/N22</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N22</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.180</twLogDel><twRouteDel>5.121</twRouteDel><twTotDel>7.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.685</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.271</twTotPathDel><twClkSkew dest = "0.295" src = "0.304">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>alu/M_ram2_read_data[15]</twComp><twBEL>alu/alu/boolean/out1_F</twBEL><twBEL>alu/alu/boolean/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>alu/alu/boolean/out</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/boolean/GND_18_o_b[15]_and_12_OUT[0]</twComp><twBEL>alu/alu/boolean/GND_18_o_b[15]_and_12_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>alu/alu/boolean/GND_18_o_b[15]_and_12_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.131</twLogDel><twRouteDel>5.140</twRouteDel><twTotDel>7.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.714</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_1</twDest><twTotPathDel>7.165</twTotPathDel><twClkSkew dest = "0.601" src = "0.687">0.086</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>alu/alu/M_adder_out[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/Mmux_out16</twComp><twBEL>alu/alu/Mmux_out164</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>alu/alu/Mmux_out163</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/alu/Mmux_out165</twBEL><twBEL>alu/result/ram_0_1</twBEL></twPathDel><twLogDel>2.092</twLogDel><twRouteDel>5.073</twRouteDel><twTotDel>7.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.714</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.233</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>alu/M_adder_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N25</twComp><twBEL>alu/alu/Mmux_out26</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>alu/alu/Mmux_out25</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.494</twLogDel><twRouteDel>4.739</twRouteDel><twTotDel>7.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.716</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_4</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.312">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_4</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X17Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/Mmux_M_alu_b131</twComp><twBEL>alu/Mmux_M_alu_b41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>alu/M_alu_b[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[13]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>1.995</twLogDel><twRouteDel>5.237</twRouteDel><twTotDel>7.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.720</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.227</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>alu/M_adder_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>alu/alu/Mmux_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.593</twLogDel><twRouteDel>4.634</twRouteDel><twTotDel>7.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.732</twSlack><twSrc BELType="FF">alu/M_autostate_q_FSM_FFd7_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.215</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_autostate_q_FSM_FFd7_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd10_1</twComp><twBEL>alu/M_autostate_q_FSM_FFd7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd7_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>alu/M_adder_out[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out27</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>alu/alu/Mmux_out26</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.733</twLogDel><twRouteDel>4.482</twRouteDel><twTotDel>7.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.762</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_8</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.185</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_8</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/out2</twComp><twBEL>alu/Mmux_M_alu_a61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>alu/M_alu_a[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.092</twLogDel><twRouteDel>5.093</twRouteDel><twTotDel>7.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.799</twSlack><twSrc BELType="FF">alu/M_autostate_q_FSM_FFd7_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.148</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_autostate_q_FSM_FFd7_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd10_1</twComp><twBEL>alu/M_autostate_q_FSM_FFd7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd7_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>alu/M_adder_n</twComp><twBEL>alu/alu/adder/Maddsub_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>alu/M_adder_out[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out27</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>alu/alu/Mmux_out26</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.824</twLogDel><twRouteDel>4.324</twRouteDel><twTotDel>7.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.812</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.135</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>alu/M_adder_out[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>alu/alu/Mmux_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.593</twLogDel><twRouteDel>4.542</twRouteDel><twTotDel>7.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.819</twSlack><twSrc BELType="FF">alu/M_autostate_q_FSM_FFd7_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.128</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_autostate_q_FSM_FFd7_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd10_1</twComp><twBEL>alu/M_autostate_q_FSM_FFd7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd7_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>alu/alu/M_adder_out[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N25</twComp><twBEL>alu/alu/Mmux_out26</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>alu/alu/Mmux_out25</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.512</twLogDel><twRouteDel>4.616</twRouteDel><twTotDel>7.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.824</twSlack><twSrc BELType="FF">alu/M_autostate_q_FSM_FFd7_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.123</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_autostate_q_FSM_FFd7_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd10_1</twComp><twBEL>alu/M_autostate_q_FSM_FFd7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd7_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>alu/M_adder_out[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>alu/alu/Mmux_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.733</twLogDel><twRouteDel>4.390</twRouteDel><twTotDel>7.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.828</twSlack><twSrc BELType="FF">alu/ram1/read_data_0_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.119</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram1/read_data_0_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X18Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram1_read_data[3]</twComp><twBEL>alu/ram1/read_data_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>alu/M_ram1_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_8</twComp><twBEL>alu/Mmux_M_alu_alufn61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>alu/Mmux_M_alu_alufn61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>alu/alu/M_adder_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/N25</twComp><twBEL>alu/alu/Mmux_out26</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>alu/alu/Mmux_out25</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>4.843</twRouteDel><twTotDel>7.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.838</twSlack><twSrc BELType="FF">alu/ram3/read_data_0</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.116</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram3/read_data_0</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X18Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram3_read_data[3]</twComp><twBEL>alu/ram3/read_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>alu/M_ram3_read_data[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/Mmux_M_alu_b161_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>alu/Mmux_M_alu_b161</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_alu_a[0]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp><twBEL>alu/alu/adder/Maddsub_sum_lut[0]_rt</twBEL><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>alu/alu/adder/Maddsub_sum_cy[11]</twComp><twBEL>alu/alu/adder/Maddsub_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>alu/M_adder_out[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out27</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>alu/alu/Mmux_out26</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/Mmux_out26</twComp><twBEL>alu/alu/Mmux_out28</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>alu/alu/Mmux_out27</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.665</twLogDel><twRouteDel>4.451</twRouteDel><twTotDel>7.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.843</twSlack><twSrc BELType="FF">alu/ram2/read_data_10</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>7.109</twTotPathDel><twClkSkew dest = "0.295" src = "0.308">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_10</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>alu/M_ram2_read_data[11]</twComp><twBEL>alu/ram2/read_data_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>alu/M_ram2_read_data[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/out2</twComp><twBEL>alu/Mmux_M_alu_a61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>alu/M_alu_a[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>alu/alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[0]</twComp><twBEL>alu/alu/Mmux_out29</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.092</twLogDel><twRouteDel>5.017</twRouteDel><twTotDel>7.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_0_IBUF/CLK0" logResource="alu/ram1/ram_0_0/CLK0" locationPin="ILOGIC_X9Y60.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_1_IBUF/CLK0" logResource="alu/ram1/ram_0_1/CLK0" locationPin="ILOGIC_X9Y61.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_2_IBUF/CLK0" logResource="alu/ram1/ram_0_2/CLK0" locationPin="ILOGIC_X10Y62.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_3_IBUF/CLK0" logResource="alu/ram1/ram_0_3/CLK0" locationPin="ILOGIC_X10Y63.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_4_IBUF/CLK0" logResource="alu/ram1/ram_0_4/CLK0" locationPin="ILOGIC_X10Y60.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_5_IBUF/CLK0" logResource="alu/ram1/ram_0_5/CLK0" locationPin="ILOGIC_X10Y61.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_6_IBUF/CLK0" logResource="alu/ram2/ram_0_6/CLK0" locationPin="ILOGIC_X11Y62.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_7_IBUF/CLK0" logResource="alu/ram2/ram_0_7/CLK0" locationPin="ILOGIC_X11Y63.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_8_IBUF/CLK0" logResource="alu/ram2/ram_0_8/CLK0" locationPin="ILOGIC_X11Y61.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_9_IBUF/CLK0" logResource="alu/ram2/ram_0_9/CLK0" locationPin="ILOGIC_X11Y60.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_10_IBUF/CLK0" logResource="alu/ram2/ram_0_10/CLK0" locationPin="ILOGIC_X12Y59.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_11_IBUF/CLK0" logResource="alu/ram2/ram_0_11/CLK0" locationPin="ILOGIC_X12Y58.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_12_IBUF/CLK0" logResource="alu/ram2/ram_0_12/CLK0" locationPin="ILOGIC_X12Y51.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_13_IBUF/CLK0" logResource="alu/ram2/ram_0_13/CLK0" locationPin="ILOGIC_X12Y50.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_14_IBUF/CLK0" logResource="alu/ram2/ram_0_14/CLK0" locationPin="ILOGIC_X12Y49.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_15_IBUF/CLK0" logResource="alu/ram2/ram_0_15/CLK0" locationPin="ILOGIC_X12Y48.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="18.601" period="20.000" constraintValue="20.000" deviceLimit="1.399" freqLimit="714.796" physResource="next_button/M_sync_out/CLK" logResource="toggle_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X4Y61.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="18.601" period="20.000" constraintValue="20.000" deviceLimit="1.399" freqLimit="714.796" physResource="next_button/M_sync_out/CLK" logResource="start_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X4Y61.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="18.601" period="20.000" constraintValue="20.000" deviceLimit="1.399" freqLimit="714.796" physResource="next_button/M_sync_out/CLK" logResource="next_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X4Y61.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[3]/CLK" logResource="alu/seg/ctr/M_ctr_q_0/CK" locationPin="SLICE_X4Y33.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[3]/CLK" logResource="alu/seg/ctr/M_ctr_q_1/CK" locationPin="SLICE_X4Y33.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[3]/CLK" logResource="alu/seg/ctr/M_ctr_q_2/CK" locationPin="SLICE_X4Y33.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[3]/CLK" logResource="alu/seg/ctr/M_ctr_q_3/CK" locationPin="SLICE_X4Y33.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[7]/CLK" logResource="alu/seg/ctr/M_ctr_q_4/CK" locationPin="SLICE_X4Y34.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[7]/CLK" logResource="alu/seg/ctr/M_ctr_q_5/CK" locationPin="SLICE_X4Y34.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[7]/CLK" logResource="alu/seg/ctr/M_ctr_q_6/CK" locationPin="SLICE_X4Y34.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[7]/CLK" logResource="alu/seg/ctr/M_ctr_q_7/CK" locationPin="SLICE_X4Y34.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[11]/CLK" logResource="alu/seg/ctr/M_ctr_q_8/CK" locationPin="SLICE_X4Y35.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[11]/CLK" logResource="alu/seg/ctr/M_ctr_q_9/CK" locationPin="SLICE_X4Y35.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>7.968</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>7020</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1423</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>7.968</twMinPer><twFootnote number="1" /><twMaxFreq>125.502</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Oct 30 17:18:17 2018 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 171 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
