
---------- Begin Simulation Statistics ----------
simSeconds                                   2.019813                       # Number of seconds simulated (Second)
simTicks                                 2019812743419                       # Number of ticks simulated (Tick)
finalTick                                2019812743419                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4155.31                       # Real time elapsed on the host (Second)
hostTickRate                                486079383                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8709376                       # Number of bytes of host memory used (Byte)
simInsts                                    323107669                       # Number of instructions simulated (Count)
simOps                                      535925994                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    77758                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     128974                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        151489744                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.468852                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               2.132868                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       691360295                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3923                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      643185094                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1161193                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            155438147                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         275845991                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 420                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           151488760                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.245761                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.775058                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  32006337     21.13%     21.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2941269      1.94%     23.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   8307226      5.48%     28.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  10186918      6.72%     35.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  17215275     11.36%     46.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  18466041     12.19%     58.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  23394189     15.44%     74.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  20259860     13.37%     87.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  18711645     12.35%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             151488760                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                13451219     97.14%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    277      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    167      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    17      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   31      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 328251      2.37%     99.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 66410      0.48%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               616      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              428      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     13739959      2.14%      2.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     503013781     78.21%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       362999      0.06%     80.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43377      0.01%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       319689      0.05%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1322      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7439      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       741411      0.12%     80.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           16      0.00%     80.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       119856      0.02%     80.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       170081      0.03%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4046      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        51722      0.01%     80.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       103444      0.02%     80.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        51722      0.01%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     76785960     11.94%     92.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     46799637      7.28%     99.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       697371      0.11%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       171262      0.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      643185094                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.245734                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            13847419                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.021529                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1447977671                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               842856260                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       629642687                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   4889883                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  3953662                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2180977                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   640847145                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2445409                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   9160801                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             305                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             984                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       88339866                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      55426557                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     38035131                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     23189564                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2958      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2658702      2.72%      2.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2612413      2.68%      5.40% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1367      0.00%      5.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     82134031     84.17%     89.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      8196951      8.40%     97.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1976537      2.03%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       97582959                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2645      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       627231      2.32%      2.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       581540      2.15%      4.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          762      0.00%      4.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     22861646     84.40%     88.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      2026466      7.48%     96.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       988420      3.65%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      27088710                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          508      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           21      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       155992      5.76%      5.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          243      0.01%      5.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      2497133     92.23%     98.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        52353      1.93%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1173      0.04%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      2707423                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          313      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2031470      2.88%      2.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2030870      2.88%      5.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          605      0.00%      5.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     59272384     84.08%     89.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      6170484      8.75%     98.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       988116      1.40%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     70494242                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          313      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           11      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          510      0.02%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          219      0.01%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      2340257     97.74%     97.79% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        51858      2.17%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1108      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      2394276                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     34241659     35.09%     35.09% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     59433971     60.91%     96.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2658700      2.72%     98.72% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1248629      1.28%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     97582959                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      1405326     51.95%     51.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      1299667     48.04%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           21      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          139      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      2705153                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          82136989                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     49043821                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           2707423                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         312149                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      1407080                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1300343                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             97582959                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              1405135                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                87993831                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.901734                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          313023                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1977904                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1248629                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           729275                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2958      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2658702      2.72%      2.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2612413      2.68%      5.40% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1367      0.00%      5.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     82134031     84.17%     89.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      8196951      8.40%     97.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1976537      2.03%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     97582959                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          533      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2658702     27.73%     27.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       208381      2.17%     29.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1367      0.01%     29.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      4690846     48.92%     78.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        52762      0.55%     79.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     79.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1976537     20.61%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       9589128                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       155992     11.10%     11.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      1196790     85.17%     96.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        52353      3.73%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      1405135                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       155992     11.10%     11.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      1196790     85.17%     96.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        52353      3.73%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      1405135                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1977904                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1248629                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       729275                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1416                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1979320                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              3241011                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                3241004                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            1209533                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2031470                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2031459                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                11                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       148375803                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            3503                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2499081                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    131370124                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     4.079512                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.839306                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        20985118     15.97%     15.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4304031      3.28%     19.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         8258686      6.29%     25.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        41846958     31.85%     57.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         7017703      5.34%     62.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         4525029      3.44%     66.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5608081      4.27%     70.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         5376870      4.09%     74.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        33447648     25.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    131370124                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1836                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2031475                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     10776039      2.01%      2.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    413998720     77.25%     79.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       155672      0.03%     79.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39630      0.01%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       162360      0.03%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1312      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6606      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       530447      0.10%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       117132      0.02%     79.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       168678      0.03%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1828      0.00%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        51722      0.01%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       103444      0.02%     79.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        51722      0.01%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     67795622     12.65%     92.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     41363520      7.72%     99.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       431397      0.08%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       170137      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    535925994                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      33447648                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            323107669                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              535925994                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      323107669                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        535925994                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.468852                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  2.132868                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          109760676                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1800692                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         524002836                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         68227019                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        41533657                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     10776039      2.01%      2.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    413998720     77.25%     79.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       155672      0.03%     79.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39630      0.01%     79.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       162360      0.03%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1312      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6606      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       530447      0.10%     79.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     79.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       117132      0.02%     79.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       168678      0.03%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1828      0.00%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        51722      0.01%     79.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       103444      0.02%     79.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        51722      0.01%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     67795622     12.65%     92.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     41363520      7.72%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       431397      0.08%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       170137      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    535925994                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     70494242                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     67473738                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3020191                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     59272384                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     11221545                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2031475                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2031470                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  9843390                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              21981948                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 107153227                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               9900227                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2609968                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             57757679                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                208608                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              734620154                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1663727                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           634024287                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         76428182                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        76331159                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       45671173                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            4.185262                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      325046037                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     253871933                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2532997                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1949117                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     664950291                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    431814626                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         122002332                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    284397532                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          738                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           63341300                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     146654421                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 5636952                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  206                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1893                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  76491748                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1573                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          151488760                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.996578                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.838565                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 17867924     11.79%     11.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5455571      3.60%     15.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 10665447      7.04%     22.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 18895221     12.47%     34.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 11303616      7.46%     42.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2626903      1.73%     44.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 26564534     17.54%     61.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  9159233      6.05%     67.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 48950311     32.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            151488760                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             461431464                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             3.045958                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           97582959                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.644156                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      2013764                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2609968                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   17523221                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    42213                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              691364218                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2086                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 88339866                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                55426557                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1812                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1181                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    37427                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7566                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1508435                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1765727                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              3274162                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                633448306                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               631823664                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 456622723                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 727053722                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        4.170736                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.628045                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data         105963660                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total            105963660                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data        105963660                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total           105963660                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           58193                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              58193                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          58193                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             58193                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  12854398632                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   12854398632                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  12854398632                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  12854398632                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data     106021853                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total        106021853                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data    106021853                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total       106021853                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.000549                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.000549                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.000549                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.000549                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 220892.523706                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 220892.523706                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 220892.523706                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 220892.523706                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             15                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              5                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs                 3                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           11561                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                11561                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         31164                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            31164                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        31164                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           31164                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        27029                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          27029                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        27029                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         27029                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   5806308172                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   5806308172                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   5806308172                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   5806308172                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.000255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.000255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.000255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.000255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 214817.720670                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 214817.720670                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 214817.720670                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 214817.720670                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     26060                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          861                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          861                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           57                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           57                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     11999700                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     11999700                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          918                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          918                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.062092                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.062092                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 210521.052632                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 210521.052632                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           57                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           57                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     91477713                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     91477713                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.062092                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.062092                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 1604872.157895                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 1604872.157895                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          918                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          918                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          918                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          918                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        64339270                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           64339270                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         46389                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            46389                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  10128440116                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  10128440116                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     64385659                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       64385659                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.000720                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.000720                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 218337.108280                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 218337.108280                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        31153                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          31153                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        15236                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        15236                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   3239599008                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   3239599008                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.000237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.000237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 212627.921239                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 212627.921239                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       41624390                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          41624390                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        11804                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           11804                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   2725958516                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   2725958516                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     41636194                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      41636194                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.000284                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.000284                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 230935.150457                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 230935.150457                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            11                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        11793                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        11793                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   2566709164                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   2566709164                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.000283                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.000283                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 217646.838294                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 217646.838294                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse             1023.739551                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  788892                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 26060                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 30.272141                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data  1023.739551                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999746                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999746                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::4            1024                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             212074462                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            212074462                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          76488424                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             76488424                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         76488424                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            76488424                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            3324                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               3324                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           3324                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              3324                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    668903277                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     668903277                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    668903277                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    668903277                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      76491748                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         76491748                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     76491748                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        76491748                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.000043                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.000043                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.000043                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.000043                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 201234.439531                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 201234.439531                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 201234.439531                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 201234.439531                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           347                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              347                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          347                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             347                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         2977                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           2977                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         2977                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          2977                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    597878386                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    597878386                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    597878386                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    597878386                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.000039                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.000039                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.000039                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.000039                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 200832.511253                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 200832.511253                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 200832.511253                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 200832.511253                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      1957                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        76488424                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           76488424                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          3324                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             3324                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    668903277                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    668903277                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     76491748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       76491748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.000043                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.000043                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 201234.439531                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 201234.439531                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          347                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            347                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         2977                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         2977                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    597878386                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    597878386                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.000039                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 200832.511253                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 200832.511253                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse             1016.165090                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  156914                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  1959                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 80.099030                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst  1016.165090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.992349                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.992349                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024         1018                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4            1016                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             152986473                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            152986473                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    11789375                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                20112842                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  156                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7566                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               13892877                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               153882                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           68227019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.169860                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.548070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               68188269     99.94%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                28775      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 9289      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  642      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   44      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               47                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             68227019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                76331451                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                45774861                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3285                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      7273                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                76491981                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       668                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2609968                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 13186687                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                17766686                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10226                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 112820210                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5094983                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              721342296                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 18931                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1300462                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  20271                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2399920                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              32                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          1292158405                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2489659883                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                785612675                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3941407                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             960574488                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                331583809                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     819                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 807                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  25450192                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        780868750                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1388723135                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                323107669                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  535925994                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                103548                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     11552.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2975.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     26969.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002952783266                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           656                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           656                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               589750                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               10897                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        30059                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       11561                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      30059                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     11561                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     115                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      9                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       30.93                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  30059                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 11561                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    27775                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2041                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      118                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     482                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     543                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     656                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     656                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          656                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       45.562500                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      27.797245                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      81.567014                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63             529     80.64%     80.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127            73     11.13%     91.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           37      5.64%     97.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255            7      1.07%     98.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319            4      0.61%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383            1      0.15%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447            2      0.30%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511            1      0.15%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639            1      0.15%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1471            1      0.15%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            656                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          656                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.562500                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.543928                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.792558                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               119     18.14%     18.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                55      8.38%     26.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               476     72.56%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 6      0.91%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            656                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     7360                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1923776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                739904                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               952452.65001327                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               366323.06752731                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2019812103435                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    48529843.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       190400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1726016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       737344                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 94266.164336454269                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 854542.583525995025                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 365055.623300937703                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2975                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        27084                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        11561                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     89563624                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    867336800                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 458529690813                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30105.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32023.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  39661767.22                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       190400                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1733376                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1923776                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       190400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       190400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       739904                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       739904                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         27084                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            30059                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        11561                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           11561                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           94266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data          858186                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total             952453                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        94266                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          94266                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       366323                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            366323                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       366323                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          94266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data         858186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           1318776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 29944                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                11521                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1688                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2825                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1869                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2075                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1436                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1609                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1956                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           809                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           732                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           750                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           917                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           614                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          731                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          726                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          936                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          783                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                395450424                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              149720000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           956900424                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13206.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31956.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                16835                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                9930                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             56.22                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        14698                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   180.543747                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   108.009305                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   256.674102                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         9264     63.03%     63.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3085     20.99%     84.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          547      3.72%     87.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          249      1.69%     89.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          209      1.42%     90.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          188      1.28%     92.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          162      1.10%     93.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          164      1.12%     94.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          830      5.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        14698                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            1916416                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          737344                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 0.948809                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.365056                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                64.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         55127940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         29293605                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       110070240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       31669740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 159441918480.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  35372963670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 745820334720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   940861378395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.816141                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1938633242369                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  67445820000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  13733681050                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         49830060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         26485305                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       103729920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       28469880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 159441918480.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  35077902030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 746068807680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   940797143355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.784339                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1939282163533                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  67445820000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  13084759886                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               18212                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         11561                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             16456                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              11849                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             11849                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          18212                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        80230                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total        80230                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         7909                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         7909                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   88139                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      2473280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      2473280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       190400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       190400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2663680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              30063                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000466                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.021575                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    30049     99.95%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       14      0.05%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                30063                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2019812743419                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1390951892                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1838053329                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          202685327                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          58080                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        28018                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000034                       # Number of seconds simulated (Second)
simTicks                                     33559161                       # Number of ticks simulated (Tick)
finalTick                                2019846302580                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.05                       # Real time elapsed on the host (Second)
hostTickRate                                739465461                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8709376                       # Number of bytes of host memory used (Byte)
simInsts                                    323112872                       # Number of instructions simulated (Count)
simOps                                      535934527                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               6564132781                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                10886119051                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                             2517                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.483759                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               2.067143                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           11302                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          10453                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     22                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 2831                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5072                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples                2517                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.152960                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.802885                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                       589     23.40%     23.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                        46      1.83%     25.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                        91      3.62%     28.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       168      6.67%     35.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       309     12.28%     47.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       319     12.67%     60.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       353     14.02%     74.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       364     14.46%     88.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       278     11.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                  2517                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     246     97.23%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.40%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     97.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      5      1.98%     99.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     1      0.40%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          245      2.34%      2.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu          8316     79.56%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            3      0.03%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            8      0.08%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            2      0.02%     82.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            2      0.02%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         1180     11.29%     93.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite          689      6.59%     99.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            6      0.06%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            2      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          10453                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.152960                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 253                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.024204                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    23663                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   14108                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           10234                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        41                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       26                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               18                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       10440                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           21                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                       169                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.MemDepUnit__0.insertedLoads           1384                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores           843                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          703                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          446                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return            33      1.97%      1.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect           32      1.91%      3.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      3.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond         1408     84.21%     88.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          159      9.51%     97.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           40      2.39%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total           1672                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            8      1.59%      1.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            9      1.79%      3.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      3.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond          421     83.53%     86.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond           42      8.33%     95.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           24      4.76%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total           504                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            3      6.00%      6.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      6.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond           45     90.00%     96.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            1      2.00%     98.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      2.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total           50                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return           25      2.13%      2.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect           25      2.13%      4.26% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      4.26% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond          988     84.23%     88.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          118     10.06%     98.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           17      1.45%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         1173                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            2      4.26%      4.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      4.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond           43     91.49%     95.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            1      2.13%     97.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      2.13%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total           47                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget          629     37.62%     37.62% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB          990     59.21%     96.83% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS           33      1.97%     98.80% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           20      1.20%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total         1672                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch           27     54.00%     54.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return           23     46.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total           50                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted              1408                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken          811                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                50                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              5                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted           27                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted            23                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                 1672                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   26                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1533                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.916866                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               5                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              40                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               20                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return           33      1.97%      1.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect           32      1.91%      3.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      3.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond         1408     84.21%     88.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          159      9.51%     97.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           40      2.39%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total         1672                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return           33     23.74%     23.74% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            7      5.04%     28.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     28.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond           58     41.73%     70.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            1      0.72%     71.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     71.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           40     28.78%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total           139                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            3     11.54%     11.54% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.54% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond           22     84.62%     96.15% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            1      3.85%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total           26                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            3     11.54%     11.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond           22     84.62%     96.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            1      3.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total           26                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           40                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           20                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           20                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords           41                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                   40                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                     42                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                 17                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                     25                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                  25                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts            2749                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                46                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples         2147                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.974383                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.786901                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0             362     16.86%     16.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1              52      2.42%     19.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2              88      4.10%     23.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             780     36.33%     59.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             126      5.87%     65.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5              86      4.01%     69.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6              47      2.19%     71.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              99      4.61%     76.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             507     23.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total         2147                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                    25                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          189      2.21%      2.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         6697     78.48%     80.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.01%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            8      0.09%     80.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            2      0.02%     80.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            2      0.02%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         1028     12.05%     92.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite          600      7.03%     99.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            4      0.05%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            2      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total         8533                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           507                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                 5203                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                   8533                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP           5203                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP             8533                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.483759                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  2.067143                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs               1634                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 18                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts              8332                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts             1032                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts             602                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          189      2.21%      2.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu         6697     78.48%     80.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            1      0.01%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            8      0.09%     80.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     80.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            2      0.02%     80.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            2      0.02%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead         1028     12.05%     92.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite          600      7.03%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            4      0.05%     99.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            2      0.02%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total         8533                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         1173                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         1131                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl           42                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl          988                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          185                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall           25                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn           25                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                      149                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   350                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      1863                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   108                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     47                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                  967                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  12075                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    32                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts               10290                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             1278                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts            1165                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts            669                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            4.088200                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads           5418                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites          4171                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads             26                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites            16                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads         10401                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites         6995                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs              1834                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads         4578                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               1043                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                          2422                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     102                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                      1391                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples               2517                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.945173                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.745312                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                      254     10.09%     10.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      102      4.05%     14.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      188      7.47%     21.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      353     14.02%     35.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      192      7.63%     43.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       44      1.75%     45.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      493     19.59%     64.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      164      6.52%     71.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                      727     28.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                 2517                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                  7654                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             3.040922                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches               1672                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.664283                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles           44                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                        47                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                        323                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                        0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  11303                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     1384                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                     843                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             27                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           34                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                   61                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    10278                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   10252                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      7366                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     11660                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        4.073103                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.631732                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data              1596                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                 1596                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data             1596                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total                1596                       # number of overall hits (Count)
system.cpu.l1d.demandAccesses::cpu.data          1596                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total             1596                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data         1596                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total            1596                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.replacements                         0                       # number of replacements (Count)
system.cpu.l1d.ReadReq.hits::cpu.data             993                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total                993                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.accesses::cpu.data          993                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total            993                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.hits::cpu.data            603                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total               603                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.accesses::cpu.data          603                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total           603                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                    1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::4            1024                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                  3192                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                 3192                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              1390                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 1390                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             1390                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                1390                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst               1                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                  1                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst              1                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total                 1                       # number of overall misses (Count)
system.cpu.l1i.demandAccesses::cpu.inst          1391                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total             1391                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst         1391                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total            1391                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.000719                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.000719                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.000719                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.000719                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total              1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst            1                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total             1                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.000719                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.000719                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.000719                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.000719                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.replacements                         0                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            1390                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               1390                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst             1                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total                1                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.accesses::cpu.inst         1391                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total           1391                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.000719                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.000719                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst            1                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.000719                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.000719                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                    1018                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst         1018                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.994141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.994141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024         1018                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4            1016                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                  2782                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                 2782                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                         169                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     356                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    260                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               1032                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.160853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.397980                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   1032    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value                6                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 1032                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    1165                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                     670                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    1391                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     47                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                      204                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     326                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      1900                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                    40                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  11836                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                     20                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands               21318                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       40907                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    12518                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        28                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 15422                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     5994                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                       186                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            12909                       # The number of ROB reads (Count)
system.cpu.rob.writes                           22865                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                     5203                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                       8533                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                   10                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            1                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          1                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       31.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      1                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                       64                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1907079.85816451                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                       34092481                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    34092481.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1907079.858164511155                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total              64                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst             1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total                1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1907080                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            1907080                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1907080                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1907080                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1907080                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           1907080                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                     1                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                    13750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                   5000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat               32500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-71            2    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead                 64                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 1.907080                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                 0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy             7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy             7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy            7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy      1767000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     11399040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy       15646470                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    466.235434                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     29615499                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT      2903662                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy       449160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     12508800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy       15416520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    459.383356                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     32519161                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadSharedReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port            1                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total            1                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                       1                       # Packet count per connected requestor and responder (Count)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                  1                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                  nan                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                        1    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                    1                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     33559161                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy               13333                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              1                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000861                       # Number of seconds simulated (Second)
simTicks                                    861338466                       # Number of ticks simulated (Tick)
finalTick                                2020707641046                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.50                       # Real time elapsed on the host (Second)
hostTickRate                               1719183551                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8723712                       # Number of bytes of host memory used (Byte)
simInsts                                    323172431                       # Number of instructions simulated (Count)
simOps                                      536045940                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                638032574                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 1058291756                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            64602                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.084672                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.921937                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          166913                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2005                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         150085                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    787                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                57483                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             92445                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 589                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               64220                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.337045                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.652349                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     27388     42.65%     42.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      7207     11.22%     53.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      4036      6.28%     60.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      4525      7.05%     67.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      5116      7.97%     75.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      4942      7.70%     82.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      4266      6.64%     89.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      3459      5.39%     94.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      3281      5.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 64220                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1978     37.94%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     37.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     13      0.25%     38.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     38.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      3      0.06%     38.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     38.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.02%     38.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.29%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     38.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1435     27.53%     66.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1638     31.42%     97.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               110      2.11%     99.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               20      0.38%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         4416      2.94%      2.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        103270     68.81%     71.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          231      0.15%     71.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           399      0.27%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          190      0.13%     72.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          303      0.20%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          320      0.21%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          282      0.19%     72.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     72.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          175      0.12%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          660      0.44%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           12      0.01%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        24399     16.26%     89.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        13607      9.07%     98.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1009      0.67%     99.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          807      0.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         150085                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.323225                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                5213                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.034734                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   361598                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  221565                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          140615                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      8790                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     5337                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             4187                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      146418                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4464                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      3171                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             116                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             382                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          28478                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         17320                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         7652                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         6180                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            2      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          2051     10.00%     10.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         2182     10.64%     20.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          217      1.06%     21.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        12384     60.40%     82.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1225      5.98%     88.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     88.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         2441     11.91%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          20502                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            1      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          847      8.27%      8.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1069     10.43%     18.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          126      1.23%     19.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         5267     51.41%     71.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          744      7.26%     78.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     78.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2192     21.39%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         10246                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            1      0.08%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           10      0.76%      0.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          201     15.32%     16.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           77      5.87%     22.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          667     50.84%     72.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          164     12.50%     85.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     85.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          192     14.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1312                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            1      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1205     11.76%     11.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         1114     10.87%     22.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           91      0.89%     23.53% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         7106     69.35%     92.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          480      4.68%     97.57% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.57% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          249      2.43%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        10246                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            1      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            7      0.67%      0.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          108     10.34%     11.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           72      6.90%     18.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          585     56.03%     74.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           92      8.81%     82.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     82.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          179     17.15%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1044                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        11552     56.35%     56.35% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         6741     32.88%     89.23% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         2051     10.00%     99.23% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          158      0.77%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        20502                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1099     84.73%     84.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          179     13.80%     98.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           10      0.77%     99.31% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            9      0.69%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1297                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             12386                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         4596                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1312                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            455                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1153                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           159                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                20502                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  873                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    9010                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.439469                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             637                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2658                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2500                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            2      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         2051     10.00%     10.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         2182     10.64%     20.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          217      1.06%     21.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        12384     60.40%     82.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1225      5.98%     88.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     88.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         2441     11.91%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        20502                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         2050     17.84%     17.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          306      2.66%     20.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          217      1.89%     22.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         6228     54.19%     76.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          250      2.18%     78.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     78.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         2441     21.24%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         11492                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          201     23.02%     23.02% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     23.02% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          508     58.19%     81.21% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          164     18.79%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          873                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          201     23.02%     23.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          508     58.19%     81.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          164     18.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          873                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2658                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          158                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2500                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          269                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2927                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3246                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3246                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               2042                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1205                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1198                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 7                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           56730                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1416                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1042                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        55745                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.998619                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.853756                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           28791     51.65%     51.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            7078     12.70%     64.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            3351      6.01%     70.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            4686      8.41%     78.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1355      2.43%     81.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             796      1.43%     82.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            1157      2.08%     84.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1015      1.82%     86.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            7516     13.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        55745                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         798                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  1205                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1707      1.53%      1.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        77227     69.32%     70.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          224      0.20%     71.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          303      0.27%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          177      0.16%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          288      0.26%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          312      0.28%     72.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          204      0.18%     72.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          154      0.14%     72.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          639      0.57%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            7      0.01%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        17984     16.14%     89.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        10545      9.46%     98.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          866      0.78%     99.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          771      0.69%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       111413                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          7516                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                59559                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 111413                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          59559                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           111413                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.084672                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.921937                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              30166                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               3947                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            107028                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            18850                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           11316                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1707      1.53%      1.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        77227     69.32%     70.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          224      0.20%     71.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          303      0.27%     71.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          177      0.16%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          288      0.26%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          312      0.28%     72.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          204      0.18%     72.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          154      0.14%     72.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          639      0.57%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            7      0.01%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        17984     16.14%     89.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        10545      9.46%     98.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          866      0.78%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          771      0.69%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       111413                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        10246                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         8700                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1545                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         7106                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         3139                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1205                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1205                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    14306                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22661                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     21154                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  4664                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1435                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 6358                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   382                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 183997                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1831                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              146912                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            12696                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           24616                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          13848                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.274109                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          47277                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         40170                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           5608                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          3001                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        157648                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       104744                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             38464                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        66705                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          162                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               8950                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         49893                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3616                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1127                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     14181                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   446                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              64220                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.265852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.551917                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    30834     48.01%     48.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1637      2.55%     50.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1754      2.73%     53.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2589      4.03%     57.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2720      4.24%     61.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1350      2.10%     63.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     2439      3.80%     67.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     2619      4.08%     71.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    18278     28.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                64220                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                112966                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.748646                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              20502                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.317359                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        11261                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1435                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       9293                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      309                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 168918                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  111                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    28478                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   17320                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   837                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       156                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            503                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            204                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1150                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1354                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   146146                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  144802                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     99591                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    158204                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.241448                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.629510                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             31552                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                31552                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            31552                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               31552                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            1502                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               1502                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           1502                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              1502                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    333898319                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     333898319                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    333898319                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    333898319                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         33054                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            33054                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        33054                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           33054                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.045441                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.045441                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.045441                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.045441                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 222302.476032                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 222302.476032                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 222302.476032                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 222302.476032                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             529                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  529                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data           787                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total              787                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data          787                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total             787                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data          715                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total            715                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data          715                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total           715                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    155956101                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    155956101                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    155956101                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    155956101                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.021631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.021631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.021631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.021631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 218120.420979                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 218120.420979                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 218120.420979                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 218120.420979                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                       718                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          395                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          395                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data       866645                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total       866645                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          399                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          399                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.010025                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.010025                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 216661.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 216661.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     33599160                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     33599160                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.010025                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.010025                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data      8399790                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total      8399790                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          399                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          399                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          399                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          399                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           20678                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              20678                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          1453                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             1453                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    322925260                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    322925260                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        22131                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          22131                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.065655                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.065655                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 222247.253957                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 222247.253957                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data          787                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total            787                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data          666                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total          666                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    145636359                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    145636359                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.030094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.030094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 218673.211712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 218673.211712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          10874                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             10874                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data           49                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total              49                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     10973059                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     10973059                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        10923                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         10923                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.004486                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.004486                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 223939.979592                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 223939.979592                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data           49                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total           49                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     10319742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     10319742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.004486                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.004486                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 210606.979592                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 210606.979592                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                    1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs               105238297                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  1742                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs              60412.340413                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1             114                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2             436                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             465                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 68422                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                68422                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             13165                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                13165                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            13165                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               13165                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            1016                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               1016                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           1016                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              1016                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    206101514                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     206101514                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    206101514                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    206101514                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         14181                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            14181                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        14181                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           14181                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.071645                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.071645                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.071645                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.071645                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 202855.820866                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 202855.820866                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 202855.820866                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 202855.820866                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst            95                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total               95                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst           95                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total              95                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst          921                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total            921                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst          921                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total           921                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    184915377                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    184915377                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    184915377                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    184915377                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.064946                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.064946                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.064946                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.064946                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 200776.739414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 200776.739414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 200776.739414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 200776.739414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                       918                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           13165                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              13165                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          1016                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             1016                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    206101514                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    206101514                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        14181                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          14181                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.071645                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.071645                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 202855.820866                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 202855.820866                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst           95                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total             95                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst          921                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total          921                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    184915377                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    184915377                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.064946                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.064946                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 200776.739414                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 200776.739414                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse             1020.695195                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                76349964                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  1940                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs              39355.651546                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst  1020.695195                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.996773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.996773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024         1021                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1             110                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2             497                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             382                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.997070                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 29284                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                29284                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        2030                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    9629                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 503                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   6007                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   17                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              18850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.167533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.632247                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  17867     94.79%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  694      3.68%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  274      1.45%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   15      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               37                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                18850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   24629                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   13854                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       302                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        16                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   14329                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       373                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1435                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    16664                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   12513                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2095                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     23175                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  8338                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 177498                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   161                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   5168                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    551                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1484                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              262602                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      555585                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   198259                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      6612                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                171666                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    90870                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     164                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 164                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     18458                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           215631                       # The number of ROB reads (Count)
system.cpu.rob.writes                          344901                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    59559                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     111413                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       529.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       920.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       713.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       4.000524630218                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            30                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            30                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 4001                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 511                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         1638                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         529                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       1638                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       529                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   1638                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   529                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1464                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      150                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      31                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       55.566667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      49.977258                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      26.637649                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-27              4     13.33%     13.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28-31              1      3.33%     16.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-35              3     10.00%     26.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36-39              2      6.67%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40-43              3     10.00%     43.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::44-47              2      6.67%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-51              1      3.33%     53.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::52-55              1      3.33%     56.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::56-59              1      3.33%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::60-63              2      6.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-67              3     10.00%     76.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::76-79              1      3.33%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-83              1      3.33%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::84-87              1      3.33%     86.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::92-95              1      3.33%     90.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-99              1      3.33%     93.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-115            1      3.33%     96.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::120-123            1      3.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             30                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.033333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.026896                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.490133                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3     10.00%     10.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                23     76.67%     86.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4     13.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             30                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   104832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 33856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               121708253.07133096                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               39306267.32279248                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      860618484                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      397147.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        58880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        45632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        34624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 68358725.778769522905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 52978012.478546380997                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 40197902.876428604126                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          920                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          718                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          529                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     26731899                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     24889424                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 62021918524464                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29056.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34664.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 117243702314.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        58880                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        45952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          104832                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        58880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        58880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        33856                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        33856                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           920                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           718                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             1638                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          529                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             529                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        68358726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        53349527                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          121708253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     68358726                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       68358726                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     39306267                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          39306267                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     39306267                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       68358726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       53349527                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         161014520                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  1633                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  541                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            69                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            78                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            94                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           89                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            46                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            68                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           70                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           88                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 21002573                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                8165000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            51621323                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12861.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31611.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  895                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 360                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             54.81                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            66.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          916                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   151.056769                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   114.624823                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   141.505848                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          452     49.34%     49.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          289     31.55%     80.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          105     11.46%     92.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           38      4.15%     96.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           11      1.20%     97.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           11      1.20%     98.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            4      0.44%     99.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            3      0.33%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            3      0.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          916                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             104512                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           34624                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               121.336738                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                40.197903                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.26                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.95                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                57.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3005940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1590105                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         5426400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         506340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 68225040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    220141980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    145370880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      444266685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    515.786421                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    375868007                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     28860000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    456610459                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3555720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1886115                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         6233220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2317680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 68225040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    260673540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    111239040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      454130355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    527.237982                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    286821430                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     28860000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    545657036                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1588                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           529                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1107                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 52                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                52                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1587                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         2155                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total         2155                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         2760                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         2760                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    4915                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        79808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total        79808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        58944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total        58944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   138752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1640                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.004878                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.069694                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1632     99.51%     99.51% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        8      0.49%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1640                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    861338466                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            71891536                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           48590231                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           62732043                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3276                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1643                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
