/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_budget_allocator_1st_wakeup_request        (0x27c)
#define image_0_debug_routine        (0x88)
#define image_0_debug_routine_handler        (0x4)
#define image_0_ds_tx_task_wakeup_request        (0xad4)
#define image_0_flush_task_1st_wakeup_request        (0x154)
#define image_0_g9991_flow_control_wakeup_request        (0x950)
#define image_0_initialization_task        (0x8)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x27c)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_start_task_ds_tx_task_wakeup_request        (0xad4)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x154)
#define image_0_start_task_g9991_flow_control_wakeup_request        (0x950)
#define image_0_start_task_initialization_task        (0x8)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x6bc)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x6bc)

#else

#define image_0_budget_allocator_1st_wakeup_request        (0x9f)
#define image_0_debug_routine        (0x22)
#define image_0_debug_routine_handler        (0x1)
#define image_0_ds_tx_task_wakeup_request        (0x2b5)
#define image_0_flush_task_1st_wakeup_request        (0x55)
#define image_0_g9991_flow_control_wakeup_request        (0x254)
#define image_0_initialization_task        (0x2)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x9f)
#define image_0_start_task_debug_routine        (0x22)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x2b5)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x55)
#define image_0_start_task_g9991_flow_control_wakeup_request        (0x254)
#define image_0_start_task_initialization_task        (0x2)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1af)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1af)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_cpu_recycle_wakeup_request        (0xa88)
#define image_1_cpu_rx_copy_spdtest_dispatch        (0x710)
#define image_1_cpu_rx_copy_wakeup_request        (0x154)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xa08)
#define image_1_cpu_rx_wakeup_request        (0x710)
#define image_1_debug_routine        (0x48)
#define image_1_debug_routine_handler        (0x4)
#define image_1_initialization_task        (0x8)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0xbe4)
#define image_1_start_task_cpu_recycle_wakeup_request        (0xa88)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x154)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xa08)
#define image_1_start_task_cpu_rx_wakeup_request        (0x710)
#define image_1_start_task_debug_routine        (0x48)
#define image_1_start_task_initialization_task        (0x8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0xbe4)

#else

#define image_1_cpu_recycle_wakeup_request        (0x2a2)
#define image_1_cpu_rx_copy_spdtest_dispatch        (0x1c4)
#define image_1_cpu_rx_copy_wakeup_request        (0x55)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x282)
#define image_1_cpu_rx_wakeup_request        (0x1c4)
#define image_1_debug_routine        (0x12)
#define image_1_debug_routine_handler        (0x1)
#define image_1_initialization_task        (0x2)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x2f9)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x2a2)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x55)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x282)
#define image_1_start_task_cpu_rx_wakeup_request        (0x1c4)
#define image_1_start_task_debug_routine        (0x12)
#define image_1_start_task_initialization_task        (0x2)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x2f9)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_cpu_recycle_wakeup_request        (0xc60)
#define image_2_cpu_tx_read_ring_indices        (0x550)
#define image_2_cpu_tx_wakeup_request        (0x550)
#define image_2_debug_routine        (0x48)
#define image_2_debug_routine_handler        (0x4)
#define image_2_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_initialization_task        (0x8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0xdbc)
#define image_2_start_task_cpu_recycle_wakeup_request        (0xc60)
#define image_2_start_task_cpu_tx_wakeup_request        (0x550)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_start_task_initialization_task        (0x8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0xdbc)
#define image_2_start_task_timer_common_task_wakeup_request        (0xe38)
#define image_2_timer_common_task_wakeup_request        (0xe38)

#else

#define image_2_cpu_recycle_wakeup_request        (0x318)
#define image_2_cpu_tx_read_ring_indices        (0x154)
#define image_2_cpu_tx_wakeup_request        (0x154)
#define image_2_debug_routine        (0x12)
#define image_2_debug_routine_handler        (0x1)
#define image_2_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_initialization_task        (0x2)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x36f)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x318)
#define image_2_start_task_cpu_tx_wakeup_request        (0x154)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_start_task_initialization_task        (0x2)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x36f)
#define image_2_start_task_timer_common_task_wakeup_request        (0x38e)
#define image_2_timer_common_task_wakeup_request        (0x38e)

#endif


#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_3_budget_allocator_1st_wakeup_request        (0x1044)
#define image_3_debug_routine        (0x88)
#define image_3_debug_routine_handler        (0x4)
#define image_3_epon_tx_task_wakeup_request        (0xe58)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x2090)
#define image_3_flush_task_1st_wakeup_request        (0xf3c)
#define image_3_gpon_control_wakeup_request        (0x16d8)
#define image_3_initialization_task        (0x8)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x151c)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x1044)
#define image_3_start_task_debug_routine        (0x88)
#define image_3_start_task_epon_tx_task_wakeup_request        (0xe58)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x2090)
#define image_3_start_task_flush_task_1st_wakeup_request        (0xf3c)
#define image_3_start_task_gpon_control_wakeup_request        (0x16d8)
#define image_3_start_task_initialization_task        (0x8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x151c)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1d54)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x2c4)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1d54)
#define image_3_us_tx_task_1st_wakeup_request        (0x2c4)
#define image_3_us_tx_task_wakeup_request        (0x2c4)

#else

#define image_3_budget_allocator_1st_wakeup_request        (0x411)
#define image_3_debug_routine        (0x22)
#define image_3_debug_routine_handler        (0x1)
#define image_3_epon_tx_task_wakeup_request        (0x396)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x824)
#define image_3_flush_task_1st_wakeup_request        (0x3cf)
#define image_3_gpon_control_wakeup_request        (0x5b6)
#define image_3_initialization_task        (0x2)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x547)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x411)
#define image_3_start_task_debug_routine        (0x22)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x396)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x824)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x3cf)
#define image_3_start_task_gpon_control_wakeup_request        (0x5b6)
#define image_3_start_task_initialization_task        (0x2)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x547)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x755)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0xb1)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x755)
#define image_3_us_tx_task_1st_wakeup_request        (0xb1)
#define image_3_us_tx_task_wakeup_request        (0xb1)

#endif


#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_4_debug_routine        (0x5c)
#define image_4_debug_routine_handler        (0x4)
#define image_4_gpe_cmd_copy_bits_16        (0x3724)
#define image_4_gpe_cmd_replace_16        (0x36e4)
#define image_4_gpe_cmd_replace_32        (0x36ec)
#define image_4_gpe_cmd_replace_bits_16        (0x3704)
#define image_4_gpe_cmd_skip_if        (0x3754)
#define image_4_gpe_vlan_action_cmd_drop        (0x3774)
#define image_4_gpe_vlan_action_cmd_dscp        (0x3778)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x37cc)
#define image_4_initialization_task        (0x8)
#define image_4_processing_wakeup_request        (0xcf8)
#define image_4_start_task_debug_routine        (0x5c)
#define image_4_start_task_initialization_task        (0x8)
#define image_4_start_task_processing_wakeup_request        (0xcf8)
#define image_4_tcam_cmd_bc        (0x2dc4)
#define image_4_tcam_cmd_dst_ip        (0x2f70)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x2fc4)
#define image_4_tcam_cmd_dst_mac        (0x3054)
#define image_4_tcam_cmd_dst_port        (0x3010)
#define image_4_tcam_cmd_ethertype        (0x2d4c)
#define image_4_tcam_cmd_gem_flow        (0x2ea4)
#define image_4_tcam_cmd_generic_l2        (0x3080)
#define image_4_tcam_cmd_generic_l3        (0x30b4)
#define image_4_tcam_cmd_generic_l4        (0x30e8)
#define image_4_tcam_cmd_ic_submit        (0x2cd0)
#define image_4_tcam_cmd_ingress_port        (0x2e8c)
#define image_4_tcam_cmd_inner_pbit        (0x2dac)
#define image_4_tcam_cmd_inner_tpid        (0x2d34)
#define image_4_tcam_cmd_inner_vid        (0x2d7c)
#define image_4_tcam_cmd_ip_protocol        (0x2e24)
#define image_4_tcam_cmd_ipv6_label        (0x2ebc)
#define image_4_tcam_cmd_l3_protocol        (0x2e3c)
#define image_4_tcam_cmd_mc        (0x2ddc)
#define image_4_tcam_cmd_mc_l3        (0x2df4)
#define image_4_tcam_cmd_network_layer        (0x2e6c)
#define image_4_tcam_cmd_outer_pbit        (0x2d94)
#define image_4_tcam_cmd_outer_tpid        (0x2d1c)
#define image_4_tcam_cmd_outer_vid        (0x2d64)
#define image_4_tcam_cmd_src_ip        (0x2ee8)
#define image_4_tcam_cmd_src_ipv6_masked        (0x2f3c)
#define image_4_tcam_cmd_src_mac        (0x3028)
#define image_4_tcam_cmd_src_port        (0x2ff8)
#define image_4_tcam_cmd_tos        (0x2e54)
#define image_4_tcam_cmd_vlan_num        (0x2e0c)

#else

#define image_4_debug_routine        (0x17)
#define image_4_debug_routine_handler        (0x1)
#define image_4_gpe_cmd_copy_bits_16        (0xdc9)
#define image_4_gpe_cmd_replace_16        (0xdb9)
#define image_4_gpe_cmd_replace_32        (0xdbb)
#define image_4_gpe_cmd_replace_bits_16        (0xdc1)
#define image_4_gpe_cmd_skip_if        (0xdd5)
#define image_4_gpe_vlan_action_cmd_drop        (0xddd)
#define image_4_gpe_vlan_action_cmd_dscp        (0xdde)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0xdf3)
#define image_4_initialization_task        (0x2)
#define image_4_processing_wakeup_request        (0x33e)
#define image_4_start_task_debug_routine        (0x17)
#define image_4_start_task_initialization_task        (0x2)
#define image_4_start_task_processing_wakeup_request        (0x33e)
#define image_4_tcam_cmd_bc        (0xb71)
#define image_4_tcam_cmd_dst_ip        (0xbdc)
#define image_4_tcam_cmd_dst_ipv6_masked        (0xbf1)
#define image_4_tcam_cmd_dst_mac        (0xc15)
#define image_4_tcam_cmd_dst_port        (0xc04)
#define image_4_tcam_cmd_ethertype        (0xb53)
#define image_4_tcam_cmd_gem_flow        (0xba9)
#define image_4_tcam_cmd_generic_l2        (0xc20)
#define image_4_tcam_cmd_generic_l3        (0xc2d)
#define image_4_tcam_cmd_generic_l4        (0xc3a)
#define image_4_tcam_cmd_ic_submit        (0xb34)
#define image_4_tcam_cmd_ingress_port        (0xba3)
#define image_4_tcam_cmd_inner_pbit        (0xb6b)
#define image_4_tcam_cmd_inner_tpid        (0xb4d)
#define image_4_tcam_cmd_inner_vid        (0xb5f)
#define image_4_tcam_cmd_ip_protocol        (0xb89)
#define image_4_tcam_cmd_ipv6_label        (0xbaf)
#define image_4_tcam_cmd_l3_protocol        (0xb8f)
#define image_4_tcam_cmd_mc        (0xb77)
#define image_4_tcam_cmd_mc_l3        (0xb7d)
#define image_4_tcam_cmd_network_layer        (0xb9b)
#define image_4_tcam_cmd_outer_pbit        (0xb65)
#define image_4_tcam_cmd_outer_tpid        (0xb47)
#define image_4_tcam_cmd_outer_vid        (0xb59)
#define image_4_tcam_cmd_src_ip        (0xbba)
#define image_4_tcam_cmd_src_ipv6_masked        (0xbcf)
#define image_4_tcam_cmd_src_mac        (0xc0a)
#define image_4_tcam_cmd_src_port        (0xbfe)
#define image_4_tcam_cmd_tos        (0xb95)
#define image_4_tcam_cmd_vlan_num        (0xb83)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2dc4}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f70}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2fc4}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3054}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3010}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d4c}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ea4}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3080}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x30b4}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x30e8}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2cd0}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e8c}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2dac}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d34}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d7c}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e24}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ebc}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e3c}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ddc}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2df4}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e6c}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d94}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d1c}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d64}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ee8}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f3c}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3028}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ff8}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e54}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e0c}

#else

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb71}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbdc}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbf1}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc15}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc04}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb53}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xba9}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc20}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc2d}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc3a}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb34}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xba3}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb6b}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb4d}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb5f}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb89}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbaf}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb8f}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb77}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb7d}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb9b}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb65}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb47}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb59}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbba}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbcf}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc0a}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbfe}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb95}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb83}

#endif


#endif

