// Seed: 2503386771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_7 = 1;
  uwire [-1 : -1] id_8;
  assign id_8 = -1;
endmodule
module module_0 #(
    parameter id_2 = 32'd6
) (
    input  tri0 id_0,
    input  wand id_1,
    input  tri1 _id_2,
    output tri1 module_1,
    output wor  id_4
);
  assign id_4 = -1 == id_2;
  logic id_6 = 1;
  logic [id_2 : -1] id_7;
  ;
  assign id_7 = 1;
  localparam id_8 = 1;
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_6,
      id_7,
      id_7
  );
  logic id_9;
  ;
  wire [1 : -1] id_10;
  assign id_3 = 1;
endmodule
