module speed_select (
    input clk,
    input rst_n,
    input bps_start,
    output reg clk_bps;
);


`define  BPS_PARA 5207
`define BPS_PARA_2 2603

reg [12:0] cnt;
//波特率9600 1bit时间计数器
always @(posedge clk or negedge rst_n) begin
    if(!rst_n)
        cnt<=0;
    else if(cnt=='BPS_PARA || !bps_start)
        cnt<=0;
    else
        cnt<=cnt+1'b1;
end

//采样时刻产生
always @(posedge clk or negedge rst_n) 
begin
    if(!rst_n)
        clk_bps<=0;
    else if(cnt=='BPS_PARA_2)
        clk_bps<=1'b1;
    else
        clk_bps<=0;
end
endmodule