FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) Maxime Coquelin 2015
 * Author:  Maxime Coquelin <mcoquelin.stm32@gmail.com>
 */

#include <linux/kernel.h>
#include <linux/clocksource.h>
#include <linux/clockchips.h>
#include <linux/io.h>
#include <linux/of.h>
/* bench 1625.3.0 7dd1437e8b31 */
/* bench 1625.3.1 f8aec9f4d697 */
/* bench 8218.5.0 e888191385d9 */
/* bench 8218.5.1 714bb79816d8 */
/* bench 8218.5.2 7d8740d08b7e */
/* bench 8218.5.3 6da2b8b6cfac */
/* bench 8218.5.4 b897b3640fd5 */
/* bench 8218.5.5 a799ea86c21e */
/* bench 8218.5.6 4f8e92391d4e */
/* bench 8218.5.7 c1200a4501ea */
/* bench 8218.5.8 ca70cbe04fb8 */
/* bench 8218.5.9 f1458c1bb96c */
/* bench 1625.3.4 f3c967331dac */
/* bench 1625.3.5 bb898d4cf031 */
/* bench 1625.3.6 2c0d3149ffc1 */
/* bench 1625.3.7 52dbbcea07ab */
/* bench 1625.3.8 b592de2bff69 */
/* bench 22817.1.0 e69f3295c840 */
/* bench 22817.1.1 f5cdb716ae84 */
/* bench 22817.1.2 87b773e3d6f6 */
/* bench 22817.1.3 585f6b25ae65 */
/* bench 1625.3.11 52ce2f4fe49c */
/* bench 1625.3.12 5b069a544987 */
/* bench 1625.3.13 9960561ccbae */
/* bench 1625.3.14 7b985e8a134d */
#include <linux/clk.h>
#include <linux/bitops.h>

#define SYST_CSR	0x00
#define SYST_RVR	0x04
#define SYST_CVR	0x08
#define SYST_CALIB	0x0c

#define SYST_CSR_ENABLE BIT(0)

#define SYSTICK_LOAD_RELOAD_MASK 0x00FFFFFF

static int __init system_timer_of_register(struct device_node *np)
{
	struct clk *clk = NULL;
	void __iomem *base;
	u32 rate;
	int ret;

	base = of_iomap(np, 0);
	if (!base) {
		pr_warn("system-timer: invalid base address\n");
		return -ENXIO;
	}

	ret = of_property_read_u32(np, "clock-frequency", &rate);
	if (ret) {
		clk = of_clk_get(np, 0);
		if (IS_ERR(clk)) {
			ret = PTR_ERR(clk);
			goto out_unmap;
		}

		ret = clk_prepare_enable(clk);
		if (ret)
			goto out_clk_put;

		rate = clk_get_rate(clk);
		if (!rate) {
			ret = -EINVAL;
			goto out_clk_disable;
		}
	}

	writel_relaxed(SYSTICK_LOAD_RELOAD_MASK, base + SYST_RVR);
	writel_relaxed(SYST_CSR_ENABLE, base + SYST_CSR);

	ret = clocksource_mmio_init(base + SYST_CVR, "arm_system_timer", rate,
			200, 24, clocksource_mmio_readl_down);
	if (ret) {
		pr_err("failed to init clocksource (%d)\n", ret);
		if (clk)
			goto out_clk_disable;
		else
			goto out_unmap;
	}

	pr_info("ARM System timer initialized as clocksource\n");

	return 0;

out_clk_disable:
	clk_disable_unprepare(clk);
out_clk_put:
	clk_put(clk);
out_unmap:
	iounmap(base);
	pr_warn("ARM System timer register failed (%d)\n", ret);

	return ret;
}

TIMER_OF_DECLARE(arm_systick, "arm,armv7m-systick",
			system_timer_of_register);
