// Seed: 399973299
module module_0 (
    output tri1 id_0,
    output supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input logic id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    output tri0 id_6,
    input wor id_7
);
  final begin
    id_1 <= 1;
    id_6 = 1;
  end
  wire id_9;
  genvar id_10;
  assign id_6 = id_0;
  assign id_10[1] = 1;
  module_0(
      id_6, id_5
  );
  generate
    assign id_1 = id_2;
  endgenerate
endmodule
