<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Basic Functions" />
 <window width="1918" height="1006" x="1" y="1" />
 <generation
   synthesis="VHDL"
   simulation="NONE"
   path="atividade5"
   block_symbol_file="0" />
</preferences>
