# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.bench_present
# vsim lib_BENCH.bench_present 
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "fsm_Present(A)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading lib_vhdl.present_library
# Loading work.bench_present(arch)#1
# Loading lib_vhdl.present(a)#1
# Loading lib_vhdl.block_cypher(a)#1
# Loading lib_vhdl.register_width_bits(a)#1
# Loading lib_vhdl.s_box_4x16_bits(a)#1
# Loading lib_vhdl.s_box_4_bits(a)#1
# Loading lib_vhdl.add_round_key(a)#1
# Loading lib_vhdl.p_layer(a)#1
# Loading lib_vhdl.fsm_present(a)#1
# Loading lib_vhdl.key_schedule(a)#1
# Loading lib_vhdl.register_80_bits(a)#1
add wave -position insertpoint  \
sim:/bench_present/start_s \
sim:/bench_present/plein_Text_S \
sim:/bench_present/cypher_Text_S \
sim:/bench_present/reset_s \
sim:/bench_present/clk_s \
sim:/bench_present/key_S
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: END OF SIMULATION
#    Time: 669 ns  Iteration: 0  Process: /bench_present/line__43 File: bench_present.vhd
# Break in Process line__43 at bench_present.vhd line 104
add wave -position insertpoint  \
sim:/bench_present/P/round_Counter_S
add wave -position insertpoint  \
sim:/bench_present/P/round_Key_S
add wave -position insertpoint  \
sim:/bench_present/P/F_P/current_state
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading lib_vhdl.present_library
# Loading work.bench_present(arch)#1
# Loading lib_vhdl.present(a)#1
# Loading lib_vhdl.block_cypher(a)#1
# Loading lib_vhdl.register_width_bits(a)#1
# Loading lib_vhdl.s_box_4x16_bits(a)#1
# Loading lib_vhdl.s_box_4_bits(a)#1
# Loading lib_vhdl.add_round_key(a)#1
# Loading lib_vhdl.p_layer(a)#1
# Loading lib_vhdl.fsm_present(a)#1
# Loading lib_vhdl.key_schedule(a)#1
# Loading lib_vhdl.register_80_bits(a)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: END OF SIMULATION
#    Time: 669 ns  Iteration: 0  Process: /bench_present/line__43 File: bench_present.vhd
# Break in Process line__43 at bench_present.vhd line 104
restart
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
# **** Error: RestartQ cmd: namespace inscope ::vsimwidgets::ViewMaster {::.view_master SourceUpdatesAfterRestart} sim
# ****        can't read "cbstate": no such variable
# can't read "cbstate": no such variable
#     while executing
# "if {$cbstate} {
#                   set PrefSource(WarnSourceChanged) 0
#                }"
#     (object "::.main_pane.source.interior.cs.body.editor" method "::vsimwidgets::Srcedit::SourceCheckCompileTime" body line 81)
#     invoked from within
# "SourceCheckCompileTime"
#     (object "::.main_pane.source.interior.cs.body.editor" method "::vsimwidgets::Srcedit::InitializeForDebug" body line 28)
#     invoked from within
# "InitializeForDebug"
#     (object "::.main_pane.source.interior.cs.body.editor" method "::vsimwidgets::Srcedit::SourceUpdateLoadComplete" body line 50)
#     invoked from within
# "$srcedit SourceUpdateLoadComplete -restart"
#     (object "::.view_master" method "::vsimwidgets::ViewMaster::SourceUpdatesAfterRestart" body line 7)
#     invoked from within
# "::.view_master SourceUpdatesAfterRestart sim"
#     (in namespace inscope "::vsimwidgets::ViewMaster" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::ViewMaster {::.view_master SourceUpdatesAfterRestart} sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading lib_vhdl.present_library
# Loading work.bench_present(arch)#1
# Loading lib_vhdl.present(a)#1
# Loading lib_vhdl.block_cypher(a)#1
# Loading lib_vhdl.register_width_bits(a)#1
# Loading lib_vhdl.s_box_4x16_bits(a)#1
# Loading lib_vhdl.s_box_4_bits(a)#1
# Loading lib_vhdl.add_round_key(a)#1
# Loading lib_vhdl.p_layer(a)#1
# Loading lib_vhdl.fsm_present(a)#1
# Loading lib_vhdl.key_schedule(a)#1
# Loading lib_vhdl.register_80_bits(a)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: END OF SIMULATION
#    Time: 999 ns  Iteration: 0  Process: /bench_present/line__43 File: bench_present.vhd
# Break in Process line__43 at bench_present.vhd line 132
