
MyFiles.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a18  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08005ba8  08005ba8  00015ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cc8  08005cc8  000200e0  2**0
                  CONTENTS
  4 .ARM          00000008  08005cc8  08005cc8  00015cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005cd0  08005cd0  000200e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cd0  08005cd0  00015cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005cd4  08005cd4  00015cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  08005cd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  200000e0  08005db8  000200e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  08005db8  000202c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c60  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000280c  00000000  00000000  00032d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001028  00000000  00000000  00035580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  000365a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028661  00000000  00000000  000374b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000134fb  00000000  00000000  0005fb19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5be1  00000000  00000000  00073014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00168bf5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a68  00000000  00000000  00168c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e0 	.word	0x200000e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005b90 	.word	0x08005b90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e4 	.word	0x200000e4
 80001cc:	08005b90 	.word	0x08005b90

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <buzInit>:
int notes[] = {294, 330, 349,    294, 330, 349,     294, 330, 349, 330, 294, 330, 294, 262};
int time[] =  {2,4,8, 8,2,8 ,2,2,4,2,2,1,4,2} ;

static int i=0;
void buzInit(BUZ* buz)
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	buz->state = BUZ_OFF;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	2200      	movs	r2, #0
 8000580:	701a      	strb	r2, [r3, #0]
	buz->counter = 0;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2200      	movs	r2, #0
 8000586:	605a      	str	r2, [r3, #4]
	buz->maxCounter = 500;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800058e:	609a      	str	r2, [r3, #8]
}
 8000590:	bf00      	nop
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <noteChange>:
//		}
//	}
//}

void noteChange(int i)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]

	__HAL_TIM_SET_COUNTER(&htim3, 0);
 80005a4:	4b16      	ldr	r3, [pc, #88]	; (8000600 <noteChange+0x64>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2200      	movs	r2, #0
 80005aa:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&htim3, 100000/notes[i]);
 80005ac:	4a15      	ldr	r2, [pc, #84]	; (8000604 <noteChange+0x68>)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005b4:	4a14      	ldr	r2, [pc, #80]	; (8000608 <noteChange+0x6c>)
 80005b6:	fb92 f2f3 	sdiv	r2, r2, r3
 80005ba:	4b11      	ldr	r3, [pc, #68]	; (8000600 <noteChange+0x64>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	62da      	str	r2, [r3, #44]	; 0x2c
 80005c0:	4a10      	ldr	r2, [pc, #64]	; (8000604 <noteChange+0x68>)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c8:	4a0f      	ldr	r2, [pc, #60]	; (8000608 <noteChange+0x6c>)
 80005ca:	fb92 f3f3 	sdiv	r3, r2, r3
 80005ce:	461a      	mov	r2, r3
 80005d0:	4b0b      	ldr	r3, [pc, #44]	; (8000600 <noteChange+0x64>)
 80005d2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,100000/time[i]/256);
 80005d4:	4a0d      	ldr	r2, [pc, #52]	; (800060c <noteChange+0x70>)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005dc:	4a0a      	ldr	r2, [pc, #40]	; (8000608 <noteChange+0x6c>)
 80005de:	fb92 f3f3 	sdiv	r3, r2, r3
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	da00      	bge.n	80005e8 <noteChange+0x4c>
 80005e6:	33ff      	adds	r3, #255	; 0xff
 80005e8:	121b      	asrs	r3, r3, #8
 80005ea:	461a      	mov	r2, r3
 80005ec:	4b04      	ldr	r3, [pc, #16]	; (8000600 <noteChange+0x64>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	635a      	str	r2, [r3, #52]	; 0x34

}
 80005f2:	bf00      	nop
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	2000018c 	.word	0x2000018c
 8000604:	20000000 	.word	0x20000000
 8000608:	000186a0 	.word	0x000186a0
 800060c:	20000038 	.word	0x20000038

08000610 <buzzerStart>:


void buzzerStart(BUZ* buz)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
	buz->state = BUZ_ON;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2201      	movs	r2, #1
 800061c:	701a      	strb	r2, [r3, #0]
//	noteChange(0);
}
 800061e:	bf00      	nop
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
	...

0800062c <buzOnTimerInterrupt>:

void buzOnTimerInterrupt(BUZ* buz)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	if(buz->state == BUZ_ON) {
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b01      	cmp	r3, #1
 800063a:	d11e      	bne.n	800067a <buzOnTimerInterrupt+0x4e>
		buz->counter ++;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	1c5a      	adds	r2, r3, #1
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	605a      	str	r2, [r3, #4]

		if (buz->counter >= buz->maxCounter){
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	685a      	ldr	r2, [r3, #4]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	689b      	ldr	r3, [r3, #8]
 800064e:	429a      	cmp	r2, r3
 8000650:	db13      	blt.n	800067a <buzOnTimerInterrupt+0x4e>
			buz->counter = 0;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2200      	movs	r2, #0
 8000656:	605a      	str	r2, [r3, #4]
			noteChange(i);
 8000658:	4b0a      	ldr	r3, [pc, #40]	; (8000684 <buzOnTimerInterrupt+0x58>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ff9d 	bl	800059c <noteChange>
			i++;
 8000662:	4b08      	ldr	r3, [pc, #32]	; (8000684 <buzOnTimerInterrupt+0x58>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	3301      	adds	r3, #1
 8000668:	4a06      	ldr	r2, [pc, #24]	; (8000684 <buzOnTimerInterrupt+0x58>)
 800066a:	6013      	str	r3, [r2, #0]
			if (i >= 14) {
 800066c:	4b05      	ldr	r3, [pc, #20]	; (8000684 <buzOnTimerInterrupt+0x58>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2b0d      	cmp	r3, #13
 8000672:	dd02      	ble.n	800067a <buzOnTimerInterrupt+0x4e>
				i = 0;
 8000674:	4b03      	ldr	r3, [pc, #12]	; (8000684 <buzOnTimerInterrupt+0x58>)
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
			}
		}
	}

}
 800067a:	bf00      	nop
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200000fc 	.word	0x200000fc

08000688 <ClockInit>:
#include <stdio.h>
#include <stdio.h>
extern UART_HandleTypeDef huart2;

void ClockInit(CLOCK* clk)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
	clk->tick = 0;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
	clk->second = 0;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	2200      	movs	r2, #0
 800069a:	605a      	str	r2, [r3, #4]
	clk->minute = 0;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2200      	movs	r2, #0
 80006a0:	609a      	str	r2, [r3, #8]
	clk->hour = 0;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2200      	movs	r2, #0
 80006a6:	60da      	str	r2, [r3, #12]
	clk->day = 0;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2200      	movs	r2, #0
 80006ac:	611a      	str	r2, [r3, #16]
}
 80006ae:	bf00      	nop
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
	...

080006bc <ClockOnTimerPeriod>:



void ClockOnTimerPeriod(CLOCK* clk){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af02      	add	r7, sp, #8
 80006c2:	6078      	str	r0, [r7, #4]

	clk->tick ++;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	1c5a      	adds	r2, r3, #1
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	601a      	str	r2, [r3, #0]
	if(clk->tick >= 1000){
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80006d6:	d314      	bcc.n	8000702 <ClockOnTimerPeriod+0x46>
		clk->second++;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	685b      	ldr	r3, [r3, #4]
 80006dc:	1c5a      	adds	r2, r3, #1
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	605a      	str	r2, [r3, #4]
		clk->tick = 0;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
		printf( "day=%d\t HH:MM:SS\t %d:%d:%d \t\n\r", clk->day,clk->hour, clk->minute, clk->second);
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6919      	ldr	r1, [r3, #16]
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	68da      	ldr	r2, [r3, #12]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	6898      	ldr	r0, [r3, #8]
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	4603      	mov	r3, r0
 80006fc:	4815      	ldr	r0, [pc, #84]	; (8000754 <ClockOnTimerPeriod+0x98>)
 80006fe:	f004 fab9 	bl	8004c74 <iprintf>
	}
	if(clk->second == 60){
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	685b      	ldr	r3, [r3, #4]
 8000706:	2b3c      	cmp	r3, #60	; 0x3c
 8000708:	d107      	bne.n	800071a <ClockOnTimerPeriod+0x5e>
		clk->minute ++;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	689b      	ldr	r3, [r3, #8]
 800070e:	1c5a      	adds	r2, r3, #1
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	609a      	str	r2, [r3, #8]
		clk->second =0;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2200      	movs	r2, #0
 8000718:	605a      	str	r2, [r3, #4]
	}
	if(clk->minute == 60){
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	689b      	ldr	r3, [r3, #8]
 800071e:	2b3c      	cmp	r3, #60	; 0x3c
 8000720:	d107      	bne.n	8000732 <ClockOnTimerPeriod+0x76>
		clk->hour ++;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	68db      	ldr	r3, [r3, #12]
 8000726:	1c5a      	adds	r2, r3, #1
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	60da      	str	r2, [r3, #12]
		clk->minute = 0;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
	}
	if(clk->hour == 24){
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	68db      	ldr	r3, [r3, #12]
 8000736:	2b18      	cmp	r3, #24
 8000738:	d107      	bne.n	800074a <ClockOnTimerPeriod+0x8e>
		clk->day ++;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	691b      	ldr	r3, [r3, #16]
 800073e:	1c5a      	adds	r2, r3, #1
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	611a      	str	r2, [r3, #16]
		clk->hour = 0;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
	}
}
 800074a:	bf00      	nop
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	08005ba8 	.word	0x08005ba8

08000758 <ledInit>:
#include <stdint.h>
#include "main.h"
#define maxCounter 500

void ledInit(LED* led, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	60b9      	str	r1, [r7, #8]
 8000762:	4613      	mov	r3, r2
 8000764:	80fb      	strh	r3, [r7, #6]
	led->state = LED_ON;
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	2201      	movs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
	led->counter = 0;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
	led->GPIO_Pin = GPIO_Pin;
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	88fa      	ldrh	r2, [r7, #6]
 8000776:	819a      	strh	r2, [r3, #12]
	led->GPIOx = GPIOx;
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	68ba      	ldr	r2, [r7, #8]
 800077c:	609a      	str	r2, [r3, #8]
}
 800077e:	bf00      	nop
 8000780:	3714      	adds	r7, #20
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr

0800078a <ledOnTimerInterrupt>:
	led->state = LED_BLINK;

}

void ledOnTimerInterrupt(LED* led)
{
 800078a:	b580      	push	{r7, lr}
 800078c:	b082      	sub	sp, #8
 800078e:	af00      	add	r7, sp, #0
 8000790:	6078      	str	r0, [r7, #4]



			if( led->state == LED_BLINK){
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	2b02      	cmp	r3, #2
 8000798:	d104      	bne.n	80007a4 <ledOnTimerInterrupt+0x1a>
				led->counter ++;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	1c5a      	adds	r2, r3, #1
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	605a      	str	r2, [r3, #4]
			}
			if (led->counter >= maxCounter){
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80007ac:	db0a      	blt.n	80007c4 <ledOnTimerInterrupt+0x3a>
						led->counter = 0;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2200      	movs	r2, #0
 80007b2:	605a      	str	r2, [r3, #4]
						HAL_GPIO_TogglePin(led->GPIOx, led->GPIO_Pin);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	689a      	ldr	r2, [r3, #8]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	899b      	ldrh	r3, [r3, #12]
 80007bc:	4619      	mov	r1, r3
 80007be:	4610      	mov	r0, r2
 80007c0:	f001 f864 	bl	800188c <HAL_GPIO_TogglePin>
			}
}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}

080007cc <ledStart>:

void ledStart(LED* led)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
	led->state = LED_BLINK;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2202      	movs	r2, #2
 80007d8:	701a      	strb	r2, [r3, #0]
}
 80007da:	bf00      	nop
 80007dc:	370c      	adds	r7, #12
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
	...

080007e8 <_write>:

CLOCK clk;

BUZ buz;

int _write(int fd, char* ptr, int len) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	60b9      	str	r1, [r7, #8]
 80007f2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	f04f 33ff 	mov.w	r3, #4294967295
 80007fc:	68b9      	ldr	r1, [r7, #8]
 80007fe:	4804      	ldr	r0, [pc, #16]	; (8000810 <_write+0x28>)
 8000800:	f003 fd0a 	bl	8004218 <HAL_UART_Transmit>
    return len;
 8000804:	687b      	ldr	r3, [r7, #4]
}
 8000806:	4618      	mov	r0, r3
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000224 	.word	0x20000224

08000814 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * tim)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
	if(tim == &htim6){
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	4a0e      	ldr	r2, [pc, #56]	; (8000858 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d114      	bne.n	800084e <HAL_TIM_PeriodElapsedCallback+0x3a>
		ClockOnTimerPeriod(&clk);
 8000824:	480d      	ldr	r0, [pc, #52]	; (800085c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000826:	f7ff ff49 	bl	80006bc <ClockOnTimerPeriod>

		ledOnTimerInterrupt(&ledB);
 800082a:	480d      	ldr	r0, [pc, #52]	; (8000860 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800082c:	f7ff ffad 	bl	800078a <ledOnTimerInterrupt>
		ledOnTimerInterrupt(&ledR);
 8000830:	480c      	ldr	r0, [pc, #48]	; (8000864 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000832:	f7ff ffaa 	bl	800078a <ledOnTimerInterrupt>

		rgbOnTimerInterrupt(&rgb1);
 8000836:	480c      	ldr	r0, [pc, #48]	; (8000868 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000838:	f000 f8df 	bl	80009fa <rgbOnTimerInterrupt>
		rgbOnTimerInterrupt(&rgb2);
 800083c:	480b      	ldr	r0, [pc, #44]	; (800086c <HAL_TIM_PeriodElapsedCallback+0x58>)
 800083e:	f000 f8dc 	bl	80009fa <rgbOnTimerInterrupt>
		rgbOnTimerInterrupt(&rgb3);
 8000842:	480b      	ldr	r0, [pc, #44]	; (8000870 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000844:	f000 f8d9 	bl	80009fa <rgbOnTimerInterrupt>

		buzOnTimerInterrupt(&buz);
 8000848:	480a      	ldr	r0, [pc, #40]	; (8000874 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800084a:	f7ff feef 	bl	800062c <buzOnTimerInterrupt>
	}

}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	200001d8 	.word	0x200001d8
 800085c:	20000164 	.word	0x20000164
 8000860:	20000100 	.word	0x20000100
 8000864:	20000114 	.word	0x20000114
 8000868:	20000128 	.word	0x20000128
 800086c:	2000013c 	.word	0x2000013c
 8000870:	20000150 	.word	0x20000150
 8000874:	20000178 	.word	0x20000178

08000878 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	80fb      	strh	r3, [r7, #6]

	// Buzzer Start *************
	if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0) {
 8000882:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000886:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088a:	f000 ffcf 	bl	800182c <HAL_GPIO_ReadPin>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d10f      	bne.n	80008b4 <HAL_GPIO_EXTI_Callback+0x3c>
		HAL_TIM_Base_Start(&htim3);
 8000894:	481e      	ldr	r0, [pc, #120]	; (8000910 <HAL_GPIO_EXTI_Callback+0x98>)
 8000896:	f002 fba3 	bl	8002fe0 <HAL_TIM_Base_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800089a:	2100      	movs	r1, #0
 800089c:	481c      	ldr	r0, [pc, #112]	; (8000910 <HAL_GPIO_EXTI_Callback+0x98>)
 800089e:	f002 fccf 	bl	8003240 <HAL_TIM_PWM_Start>
	buzzerStart(&buz);
 80008a2:	481c      	ldr	r0, [pc, #112]	; (8000914 <HAL_GPIO_EXTI_Callback+0x9c>)
 80008a4:	f7ff feb4 	bl	8000610 <buzzerStart>
	ledStart(&ledR);
 80008a8:	481b      	ldr	r0, [pc, #108]	; (8000918 <HAL_GPIO_EXTI_Callback+0xa0>)
 80008aa:	f7ff ff8f 	bl	80007cc <ledStart>
	ledStart(&ledB);
 80008ae:	481b      	ldr	r0, [pc, #108]	; (800091c <HAL_GPIO_EXTI_Callback+0xa4>)
 80008b0:	f7ff ff8c 	bl	80007cc <ledStart>
	}
	// Buzzer End *************

	// Button Start *************
	static uint32_t press, release;
	if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0) {
 80008b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008bc:	f000 ffb6 	bl	800182c <HAL_GPIO_ReadPin>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d105      	bne.n	80008d2 <HAL_GPIO_EXTI_Callback+0x5a>
		press = HAL_GetTick();
 80008c6:	f000 fce9 	bl	800129c <HAL_GetTick>
 80008ca:	4603      	mov	r3, r0
 80008cc:	4a14      	ldr	r2, [pc, #80]	; (8000920 <HAL_GPIO_EXTI_Callback+0xa8>)
 80008ce:	6013      	str	r3, [r2, #0]
	// Button Press Start *************

	// LED Start *************

	// LED End *************
}
 80008d0:	e019      	b.n	8000906 <HAL_GPIO_EXTI_Callback+0x8e>
		release = HAL_GetTick();
 80008d2:	f000 fce3 	bl	800129c <HAL_GetTick>
 80008d6:	4603      	mov	r3, r0
 80008d8:	4a12      	ldr	r2, [pc, #72]	; (8000924 <HAL_GPIO_EXTI_Callback+0xac>)
 80008da:	6013      	str	r3, [r2, #0]
		if(( release - press) > 500){
 80008dc:	4b11      	ldr	r3, [pc, #68]	; (8000924 <HAL_GPIO_EXTI_Callback+0xac>)
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	4b0f      	ldr	r3, [pc, #60]	; (8000920 <HAL_GPIO_EXTI_Callback+0xa8>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	1ad3      	subs	r3, r2, r3
 80008e6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80008ea:	d906      	bls.n	80008fa <HAL_GPIO_EXTI_Callback+0x82>
			HAL_UART_Transmit( &huart2 , (uint8_t*) "long press\r\n" , 14 , 100);
 80008ec:	2364      	movs	r3, #100	; 0x64
 80008ee:	220e      	movs	r2, #14
 80008f0:	490d      	ldr	r1, [pc, #52]	; (8000928 <HAL_GPIO_EXTI_Callback+0xb0>)
 80008f2:	480e      	ldr	r0, [pc, #56]	; (800092c <HAL_GPIO_EXTI_Callback+0xb4>)
 80008f4:	f003 fc90 	bl	8004218 <HAL_UART_Transmit>
}
 80008f8:	e005      	b.n	8000906 <HAL_GPIO_EXTI_Callback+0x8e>
		HAL_UART_Transmit( &huart2 , (uint8_t*) "short press\r\n" , 15 , 100);
 80008fa:	2364      	movs	r3, #100	; 0x64
 80008fc:	220f      	movs	r2, #15
 80008fe:	490c      	ldr	r1, [pc, #48]	; (8000930 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000900:	480a      	ldr	r0, [pc, #40]	; (800092c <HAL_GPIO_EXTI_Callback+0xb4>)
 8000902:	f003 fc89 	bl	8004218 <HAL_UART_Transmit>
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	2000018c 	.word	0x2000018c
 8000914:	20000178 	.word	0x20000178
 8000918:	20000114 	.word	0x20000114
 800091c:	20000100 	.word	0x20000100
 8000920:	20000184 	.word	0x20000184
 8000924:	20000188 	.word	0x20000188
 8000928:	08005bc8 	.word	0x08005bc8
 800092c:	20000224 	.word	0x20000224
 8000930:	08005bd8 	.word	0x08005bd8

08000934 <My_Main>:


void My_Main ()
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0


	ClockInit(&clk);
 8000938:	4819      	ldr	r0, [pc, #100]	; (80009a0 <My_Main+0x6c>)
 800093a:	f7ff fea5 	bl	8000688 <ClockInit>

	ledInit(&ledB, LD2_GPIO_Port, LD2_Pin); // BLUE
 800093e:	2220      	movs	r2, #32
 8000940:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000944:	4817      	ldr	r0, [pc, #92]	; (80009a4 <My_Main+0x70>)
 8000946:	f7ff ff07 	bl	8000758 <ledInit>
	ledInit(&ledR, LD3_GPIO_Port, LD3_Pin); // RED
 800094a:	2240      	movs	r2, #64	; 0x40
 800094c:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000950:	4815      	ldr	r0, [pc, #84]	; (80009a8 <My_Main+0x74>)
 8000952:	f7ff ff01 	bl	8000758 <ledInit>

	rgbInit(&rgb1, RGB1_GPIO_Port, RGB1_Pin);
 8000956:	2280      	movs	r2, #128	; 0x80
 8000958:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800095c:	4813      	ldr	r0, [pc, #76]	; (80009ac <My_Main+0x78>)
 800095e:	f000 f833 	bl	80009c8 <rgbInit>
	rgbInit(&rgb2, RGB2_GPIO_Port, RGB2_Pin);
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4912      	ldr	r1, [pc, #72]	; (80009b0 <My_Main+0x7c>)
 8000966:	4813      	ldr	r0, [pc, #76]	; (80009b4 <My_Main+0x80>)
 8000968:	f000 f82e 	bl	80009c8 <rgbInit>
	rgbInit(&rgb2, RGB3_GPIO_Port, RGB3_Pin);
 800096c:	2280      	movs	r2, #128	; 0x80
 800096e:	4912      	ldr	r1, [pc, #72]	; (80009b8 <My_Main+0x84>)
 8000970:	4810      	ldr	r0, [pc, #64]	; (80009b4 <My_Main+0x80>)
 8000972:	f000 f829 	bl	80009c8 <rgbInit>

	buzInit(&buz);
 8000976:	4811      	ldr	r0, [pc, #68]	; (80009bc <My_Main+0x88>)
 8000978:	f7ff fdfc 	bl	8000574 <buzInit>

	//	rgbBlink(&rgb1, 100);
	//	rgbBlink(&rgb2, 400);
	//	rgbBlink(&rgb3, 200);

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800097c:	2028      	movs	r0, #40	; 0x28
 800097e:	f000 fd90 	bl	80014a2 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ( TIM6_DAC_IRQn );
 8000982:	2036      	movs	r0, #54	; 0x36
 8000984:	f000 fd8d 	bl	80014a2 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ( TIM3_IRQn  );
 8000988:	201d      	movs	r0, #29
 800098a:	f000 fd8a 	bl	80014a2 <HAL_NVIC_EnableIRQ>
	HAL_TIM_Base_Start_IT(&htim6);
 800098e:	480c      	ldr	r0, [pc, #48]	; (80009c0 <My_Main+0x8c>)
 8000990:	f002 fb8e 	bl	80030b0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim3);
 8000994:	480b      	ldr	r0, [pc, #44]	; (80009c4 <My_Main+0x90>)
 8000996:	f002 fb23 	bl	8002fe0 <HAL_TIM_Base_Start>

	//HAL_TIM_Base_Start_IT(&htim7);
	//	__HAL_TIM_SET_AUTORELOAD(&htim7, 1);


}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000164 	.word	0x20000164
 80009a4:	20000100 	.word	0x20000100
 80009a8:	20000114 	.word	0x20000114
 80009ac:	20000128 	.word	0x20000128
 80009b0:	48000400 	.word	0x48000400
 80009b4:	2000013c 	.word	0x2000013c
 80009b8:	48000800 	.word	0x48000800
 80009bc:	20000178 	.word	0x20000178
 80009c0:	200001d8 	.word	0x200001d8
 80009c4:	2000018c 	.word	0x2000018c

080009c8 <rgbInit>:
#include <stdint.h>
#include "main.h"


void rgbInit(RGB* rgb, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	4613      	mov	r3, r2
 80009d4:	80fb      	strh	r3, [r7, #6]
	rgb->state = RGB_ON;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	2201      	movs	r2, #1
 80009da:	701a      	strb	r2, [r3, #0]
	rgb->counter = 0;
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	2200      	movs	r2, #0
 80009e0:	605a      	str	r2, [r3, #4]
	rgb->GPIO_Pin = GPIO_Pin;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	88fa      	ldrh	r2, [r7, #6]
 80009e6:	819a      	strh	r2, [r3, #12]
	rgb->GPIOx = GPIOx;
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	68ba      	ldr	r2, [r7, #8]
 80009ec:	609a      	str	r2, [r3, #8]
}
 80009ee:	bf00      	nop
 80009f0:	3714      	adds	r7, #20
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr

080009fa <rgbOnTimerInterrupt>:
	rgb->counter =0;
	rgb->state = RGB_BLINK;

}
void rgbOnTimerInterrupt(RGB* rgb)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b082      	sub	sp, #8
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	6078      	str	r0, [r7, #4]
//	if (rgb->state == RGB_BLINK) {
//		rgb->counter++;
//		if (rgb->counter >= rgb->period) {
			HAL_GPIO_TogglePin(rgb->GPIOx, rgb->GPIO_Pin);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	689a      	ldr	r2, [r3, #8]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	899b      	ldrh	r3, [r3, #12]
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4610      	mov	r0, r2
 8000a0e:	f000 ff3d 	bl	800188c <HAL_GPIO_TogglePin>
//			rgb->counter=0;
//		}
//	}

}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a1e:	f000 fbcd 	bl	80011bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a22:	f000 f80b 	bl	8000a3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a26:	f000 f91b 	bl	8000c60 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a2a:	f000 f8e9 	bl	8000c00 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000a2e:	f000 f8b1 	bl	8000b94 <MX_TIM6_Init>
  MX_TIM3_Init();
 8000a32:	f000 f855 	bl	8000ae0 <MX_TIM3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  My_Main();
 8000a36:	f7ff ff7d 	bl	8000934 <My_Main>
  while (1)
 8000a3a:	e7fe      	b.n	8000a3a <main+0x20>

08000a3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b096      	sub	sp, #88	; 0x58
 8000a40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	2244      	movs	r2, #68	; 0x44
 8000a48:	2100      	movs	r1, #0
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f004 f90a 	bl	8004c64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a50:	463b      	mov	r3, r7
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	605a      	str	r2, [r3, #4]
 8000a58:	609a      	str	r2, [r3, #8]
 8000a5a:	60da      	str	r2, [r3, #12]
 8000a5c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a5e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a62:	f000 ff53 	bl	800190c <HAL_PWREx_ControlVoltageScaling>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a6c:	f000 f99e 	bl	8000dac <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a70:	2302      	movs	r3, #2
 8000a72:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a78:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a7a:	2310      	movs	r3, #16
 8000a7c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a82:	2302      	movs	r3, #2
 8000a84:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a86:	2301      	movs	r3, #1
 8000a88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000a8a:	230a      	movs	r3, #10
 8000a8c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a8e:	2307      	movs	r3, #7
 8000a90:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a92:	2302      	movs	r3, #2
 8000a94:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a96:	2302      	movs	r3, #2
 8000a98:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f000 ff8a 	bl	80019b8 <HAL_RCC_OscConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000aaa:	f000 f97f 	bl	8000dac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aae:	230f      	movs	r3, #15
 8000ab0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ab2:	2303      	movs	r3, #3
 8000ab4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ac2:	463b      	mov	r3, r7
 8000ac4:	2104      	movs	r1, #4
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f001 fb52 	bl	8002170 <HAL_RCC_ClockConfig>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ad2:	f000 f96b 	bl	8000dac <Error_Handler>
  }
}
 8000ad6:	bf00      	nop
 8000ad8:	3758      	adds	r7, #88	; 0x58
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	; 0x28
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae6:	f107 031c 	add.w	r3, r7, #28
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000af2:	463b      	mov	r3, r7
 8000af4:	2200      	movs	r2, #0
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	609a      	str	r2, [r3, #8]
 8000afc:	60da      	str	r2, [r3, #12]
 8000afe:	611a      	str	r2, [r3, #16]
 8000b00:	615a      	str	r2, [r3, #20]
 8000b02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b04:	4b21      	ldr	r3, [pc, #132]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b06:	4a22      	ldr	r2, [pc, #136]	; (8000b90 <MX_TIM3_Init+0xb0>)
 8000b08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 799;
 8000b0a:	4b20      	ldr	r3, [pc, #128]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b0c:	f240 321f 	movw	r2, #799	; 0x31f
 8000b10:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b12:	4b1e      	ldr	r3, [pc, #120]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000b18:	4b1c      	ldr	r3, [pc, #112]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b1a:	2264      	movs	r2, #100	; 0x64
 8000b1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b1e:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b24:	4b19      	ldr	r3, [pc, #100]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b2a:	4818      	ldr	r0, [pc, #96]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b2c:	f002 fb30 	bl	8003190 <HAL_TIM_PWM_Init>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000b36:	f000 f939 	bl	8000dac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b42:	f107 031c 	add.w	r3, r7, #28
 8000b46:	4619      	mov	r1, r3
 8000b48:	4810      	ldr	r0, [pc, #64]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b4a:	f003 fa71 	bl	8004030 <HAL_TIMEx_MasterConfigSynchronization>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000b54:	f000 f92a 	bl	8000dac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b58:	2360      	movs	r3, #96	; 0x60
 8000b5a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b64:	2300      	movs	r3, #0
 8000b66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b68:	463b      	mov	r3, r7
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4807      	ldr	r0, [pc, #28]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b70:	f002 fd8c 	bl	800368c <HAL_TIM_PWM_ConfigChannel>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000b7a:	f000 f917 	bl	8000dac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b7e:	4803      	ldr	r0, [pc, #12]	; (8000b8c <MX_TIM3_Init+0xac>)
 8000b80:	f000 f984 	bl	8000e8c <HAL_TIM_MspPostInit>

}
 8000b84:	bf00      	nop
 8000b86:	3728      	adds	r7, #40	; 0x28
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	2000018c 	.word	0x2000018c
 8000b90:	40000400 	.word	0x40000400

08000b94 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9a:	1d3b      	adds	r3, r7, #4
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000ba4:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <MX_TIM6_Init+0x64>)
 8000ba6:	4a15      	ldr	r2, [pc, #84]	; (8000bfc <MX_TIM6_Init+0x68>)
 8000ba8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8000baa:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <MX_TIM6_Init+0x64>)
 8000bac:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000bb0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <MX_TIM6_Init+0x64>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <MX_TIM6_Init+0x64>)
 8000bba:	2209      	movs	r2, #9
 8000bbc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	; (8000bf8 <MX_TIM6_Init+0x64>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000bc4:	480c      	ldr	r0, [pc, #48]	; (8000bf8 <MX_TIM6_Init+0x64>)
 8000bc6:	f002 f9b3 	bl	8002f30 <HAL_TIM_Base_Init>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000bd0:	f000 f8ec 	bl	8000dac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000bdc:	1d3b      	adds	r3, r7, #4
 8000bde:	4619      	mov	r1, r3
 8000be0:	4805      	ldr	r0, [pc, #20]	; (8000bf8 <MX_TIM6_Init+0x64>)
 8000be2:	f003 fa25 	bl	8004030 <HAL_TIMEx_MasterConfigSynchronization>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000bec:	f000 f8de 	bl	8000dac <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000bf0:	bf00      	nop
 8000bf2:	3710      	adds	r7, #16
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	200001d8 	.word	0x200001d8
 8000bfc:	40001000 	.word	0x40001000

08000c00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c04:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c06:	4a15      	ldr	r2, [pc, #84]	; (8000c5c <MX_USART2_UART_Init+0x5c>)
 8000c08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c0a:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c12:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c18:	4b0f      	ldr	r3, [pc, #60]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c1e:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c24:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c26:	220c      	movs	r2, #12
 8000c28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c36:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c42:	4805      	ldr	r0, [pc, #20]	; (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c44:	f003 fa9a 	bl	800417c <HAL_UART_Init>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c4e:	f000 f8ad 	bl	8000dac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000224 	.word	0x20000224
 8000c5c:	40004400 	.word	0x40004400

08000c60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08a      	sub	sp, #40	; 0x28
 8000c64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c66:	f107 0314 	add.w	r3, r7, #20
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	60da      	str	r2, [r3, #12]
 8000c74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c76:	4b4a      	ldr	r3, [pc, #296]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c7a:	4a49      	ldr	r2, [pc, #292]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c82:	4b47      	ldr	r3, [pc, #284]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c86:	f003 0304 	and.w	r3, r3, #4
 8000c8a:	613b      	str	r3, [r7, #16]
 8000c8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c8e:	4b44      	ldr	r3, [pc, #272]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c92:	4a43      	ldr	r2, [pc, #268]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000c94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c9a:	4b41      	ldr	r3, [pc, #260]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca6:	4b3e      	ldr	r3, [pc, #248]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000caa:	4a3d      	ldr	r2, [pc, #244]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000cac:	f043 0301 	orr.w	r3, r3, #1
 8000cb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cb2:	4b3b      	ldr	r3, [pc, #236]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	60bb      	str	r3, [r7, #8]
 8000cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cbe:	4b38      	ldr	r3, [pc, #224]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cc2:	4a37      	ldr	r2, [pc, #220]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000cc4:	f043 0302 	orr.w	r3, r3, #2
 8000cc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cca:	4b35      	ldr	r3, [pc, #212]	; (8000da0 <MX_GPIO_Init+0x140>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cce:	f003 0302 	and.w	r3, r3, #2
 8000cd2:	607b      	str	r3, [r7, #4]
 8000cd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD3_Pin|RGB1_Pin, GPIO_PIN_RESET);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	21e0      	movs	r1, #224	; 0xe0
 8000cda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cde:	f000 fdbd 	bl	800185c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RGB3_GPIO_Port, RGB3_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2180      	movs	r1, #128	; 0x80
 8000ce6:	482f      	ldr	r0, [pc, #188]	; (8000da4 <MX_GPIO_Init+0x144>)
 8000ce8:	f000 fdb8 	bl	800185c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RGB2_GPIO_Port, RGB2_Pin, GPIO_PIN_RESET);
 8000cec:	2200      	movs	r2, #0
 8000cee:	2140      	movs	r1, #64	; 0x40
 8000cf0:	482d      	ldr	r0, [pc, #180]	; (8000da8 <MX_GPIO_Init+0x148>)
 8000cf2:	f000 fdb3 	bl	800185c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cf6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cfc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d06:	f107 0314 	add.w	r3, r7, #20
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4825      	ldr	r0, [pc, #148]	; (8000da4 <MX_GPIO_Init+0x144>)
 8000d0e:	f000 fbe3 	bl	80014d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin RGB1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|RGB1_Pin;
 8000d12:	23e0      	movs	r3, #224	; 0xe0
 8000d14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d16:	2301      	movs	r3, #1
 8000d18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d2c:	f000 fbd4 	bl	80014d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RGB3_Pin */
  GPIO_InitStruct.Pin = RGB3_Pin;
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d34:	2301      	movs	r3, #1
 8000d36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RGB3_GPIO_Port, &GPIO_InitStruct);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	4817      	ldr	r0, [pc, #92]	; (8000da4 <MX_GPIO_Init+0x144>)
 8000d48:	f000 fbc6 	bl	80014d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8000d4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000d52:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000d56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	4619      	mov	r1, r3
 8000d62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d66:	f000 fbb7 	bl	80014d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RGB2_Pin */
  GPIO_InitStruct.Pin = RGB2_Pin;
 8000d6a:	2340      	movs	r3, #64	; 0x40
 8000d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2300      	movs	r3, #0
 8000d78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RGB2_GPIO_Port, &GPIO_InitStruct);
 8000d7a:	f107 0314 	add.w	r3, r7, #20
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4809      	ldr	r0, [pc, #36]	; (8000da8 <MX_GPIO_Init+0x148>)
 8000d82:	f000 fba9 	bl	80014d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2100      	movs	r1, #0
 8000d8a:	2028      	movs	r0, #40	; 0x28
 8000d8c:	f000 fb6d 	bl	800146a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d90:	2028      	movs	r0, #40	; 0x28
 8000d92:	f000 fb86 	bl	80014a2 <HAL_NVIC_EnableIRQ>

}
 8000d96:	bf00      	nop
 8000d98:	3728      	adds	r7, #40	; 0x28
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40021000 	.word	0x40021000
 8000da4:	48000800 	.word	0x48000800
 8000da8:	48000400 	.word	0x48000400

08000dac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db0:	b672      	cpsid	i
}
 8000db2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db4:	e7fe      	b.n	8000db4 <Error_Handler+0x8>
	...

08000db8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dbe:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <HAL_MspInit+0x44>)
 8000dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dc2:	4a0e      	ldr	r2, [pc, #56]	; (8000dfc <HAL_MspInit+0x44>)
 8000dc4:	f043 0301 	orr.w	r3, r3, #1
 8000dc8:	6613      	str	r3, [r2, #96]	; 0x60
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <HAL_MspInit+0x44>)
 8000dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd6:	4b09      	ldr	r3, [pc, #36]	; (8000dfc <HAL_MspInit+0x44>)
 8000dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dda:	4a08      	ldr	r2, [pc, #32]	; (8000dfc <HAL_MspInit+0x44>)
 8000ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000de0:	6593      	str	r3, [r2, #88]	; 0x58
 8000de2:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <HAL_MspInit+0x44>)
 8000de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dea:	603b      	str	r3, [r7, #0]
 8000dec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	40021000 	.word	0x40021000

08000e00 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a0a      	ldr	r2, [pc, #40]	; (8000e38 <HAL_TIM_PWM_MspInit+0x38>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d10b      	bne.n	8000e2a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e12:	4b0a      	ldr	r3, [pc, #40]	; (8000e3c <HAL_TIM_PWM_MspInit+0x3c>)
 8000e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e16:	4a09      	ldr	r2, [pc, #36]	; (8000e3c <HAL_TIM_PWM_MspInit+0x3c>)
 8000e18:	f043 0302 	orr.w	r3, r3, #2
 8000e1c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e1e:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <HAL_TIM_PWM_MspInit+0x3c>)
 8000e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e22:	f003 0302 	and.w	r3, r3, #2
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000e2a:	bf00      	nop
 8000e2c:	3714      	adds	r7, #20
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	40000400 	.word	0x40000400
 8000e3c:	40021000 	.word	0x40021000

08000e40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a0d      	ldr	r2, [pc, #52]	; (8000e84 <HAL_TIM_Base_MspInit+0x44>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d113      	bne.n	8000e7a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000e52:	4b0d      	ldr	r3, [pc, #52]	; (8000e88 <HAL_TIM_Base_MspInit+0x48>)
 8000e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e56:	4a0c      	ldr	r2, [pc, #48]	; (8000e88 <HAL_TIM_Base_MspInit+0x48>)
 8000e58:	f043 0310 	orr.w	r3, r3, #16
 8000e5c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	; (8000e88 <HAL_TIM_Base_MspInit+0x48>)
 8000e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e62:	f003 0310 	and.w	r3, r3, #16
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	2036      	movs	r0, #54	; 0x36
 8000e70:	f000 fafb 	bl	800146a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e74:	2036      	movs	r0, #54	; 0x36
 8000e76:	f000 fb14 	bl	80014a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000e7a:	bf00      	nop
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40001000 	.word	0x40001000
 8000e88:	40021000 	.word	0x40021000

08000e8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b088      	sub	sp, #32
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 030c 	add.w	r3, r7, #12
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a11      	ldr	r2, [pc, #68]	; (8000ef0 <HAL_TIM_MspPostInit+0x64>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d11b      	bne.n	8000ee6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eae:	4b11      	ldr	r3, [pc, #68]	; (8000ef4 <HAL_TIM_MspPostInit+0x68>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb2:	4a10      	ldr	r2, [pc, #64]	; (8000ef4 <HAL_TIM_MspPostInit+0x68>)
 8000eb4:	f043 0302 	orr.w	r3, r3, #2
 8000eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eba:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <HAL_TIM_MspPostInit+0x68>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ebe:	f003 0302 	and.w	r3, r3, #2
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4 (NJTRST)     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ec6:	2310      	movs	r3, #16
 8000ec8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4805      	ldr	r0, [pc, #20]	; (8000ef8 <HAL_TIM_MspPostInit+0x6c>)
 8000ee2:	f000 faf9 	bl	80014d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ee6:	bf00      	nop
 8000ee8:	3720      	adds	r7, #32
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40000400 	.word	0x40000400
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	48000400 	.word	0x48000400

08000efc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b0ac      	sub	sp, #176	; 0xb0
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f14:	f107 0314 	add.w	r3, r7, #20
 8000f18:	2288      	movs	r2, #136	; 0x88
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f003 fea1 	bl	8004c64 <memset>
  if(huart->Instance==USART2)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a21      	ldr	r2, [pc, #132]	; (8000fac <HAL_UART_MspInit+0xb0>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d13b      	bne.n	8000fa4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f30:	2300      	movs	r3, #0
 8000f32:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f34:	f107 0314 	add.w	r3, r7, #20
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f001 fb3d 	bl	80025b8 <HAL_RCCEx_PeriphCLKConfig>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f44:	f7ff ff32 	bl	8000dac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f48:	4b19      	ldr	r3, [pc, #100]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f4c:	4a18      	ldr	r2, [pc, #96]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f52:	6593      	str	r3, [r2, #88]	; 0x58
 8000f54:	4b16      	ldr	r3, [pc, #88]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f5c:	613b      	str	r3, [r7, #16]
 8000f5e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f60:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f64:	4a12      	ldr	r2, [pc, #72]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f66:	f043 0301 	orr.w	r3, r3, #1
 8000f6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f6c:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f70:	f003 0301 	and.w	r3, r3, #1
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f78:	230c      	movs	r3, #12
 8000f7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f90:	2307      	movs	r3, #7
 8000f92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f96:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa0:	f000 fa9a 	bl	80014d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fa4:	bf00      	nop
 8000fa6:	37b0      	adds	r7, #176	; 0xb0
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40004400 	.word	0x40004400
 8000fb0:	40021000 	.word	0x40021000

08000fb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fb8:	e7fe      	b.n	8000fb8 <NMI_Handler+0x4>

08000fba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fbe:	e7fe      	b.n	8000fbe <HardFault_Handler+0x4>

08000fc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fc4:	e7fe      	b.n	8000fc4 <MemManage_Handler+0x4>

08000fc6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fca:	e7fe      	b.n	8000fca <BusFault_Handler+0x4>

08000fcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fd0:	e7fe      	b.n	8000fd0 <UsageFault_Handler+0x4>

08000fd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001000:	f000 f938 	bl	8001274 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}

08001008 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 800100c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001010:	f000 fc56 	bl	80018c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001014:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001018:	f000 fc52 	bl	80018c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}

08001020 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001024:	4802      	ldr	r0, [pc, #8]	; (8001030 <TIM6_DAC_IRQHandler+0x10>)
 8001026:	f002 fa11 	bl	800344c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	200001d8 	.word	0x200001d8

08001034 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]
 8001044:	e00a      	b.n	800105c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001046:	f3af 8000 	nop.w
 800104a:	4601      	mov	r1, r0
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	1c5a      	adds	r2, r3, #1
 8001050:	60ba      	str	r2, [r7, #8]
 8001052:	b2ca      	uxtb	r2, r1
 8001054:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	3301      	adds	r3, #1
 800105a:	617b      	str	r3, [r7, #20]
 800105c:	697a      	ldr	r2, [r7, #20]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	429a      	cmp	r2, r3
 8001062:	dbf0      	blt.n	8001046 <_read+0x12>
	}

return len;
 8001064:	687b      	ldr	r3, [r7, #4]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3718      	adds	r7, #24
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <_close>:
	}
	return len;
}

int _close(int file)
{
 800106e:	b480      	push	{r7}
 8001070:	b083      	sub	sp, #12
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
	return -1;
 8001076:	f04f 33ff 	mov.w	r3, #4294967295
}
 800107a:	4618      	mov	r0, r3
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001086:	b480      	push	{r7}
 8001088:	b083      	sub	sp, #12
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
 800108e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001096:	605a      	str	r2, [r3, #4]
	return 0;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <_isatty>:

int _isatty(int file)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b083      	sub	sp, #12
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
	return 1;
 80010ae:	2301      	movs	r3, #1
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
	return 0;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3714      	adds	r7, #20
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
	...

080010d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010e0:	4a14      	ldr	r2, [pc, #80]	; (8001134 <_sbrk+0x5c>)
 80010e2:	4b15      	ldr	r3, [pc, #84]	; (8001138 <_sbrk+0x60>)
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010ec:	4b13      	ldr	r3, [pc, #76]	; (800113c <_sbrk+0x64>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d102      	bne.n	80010fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <_sbrk+0x64>)
 80010f6:	4a12      	ldr	r2, [pc, #72]	; (8001140 <_sbrk+0x68>)
 80010f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010fa:	4b10      	ldr	r3, [pc, #64]	; (800113c <_sbrk+0x64>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	429a      	cmp	r2, r3
 8001106:	d207      	bcs.n	8001118 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001108:	f003 fd82 	bl	8004c10 <__errno>
 800110c:	4603      	mov	r3, r0
 800110e:	220c      	movs	r2, #12
 8001110:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001112:	f04f 33ff 	mov.w	r3, #4294967295
 8001116:	e009      	b.n	800112c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001118:	4b08      	ldr	r3, [pc, #32]	; (800113c <_sbrk+0x64>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800111e:	4b07      	ldr	r3, [pc, #28]	; (800113c <_sbrk+0x64>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4413      	add	r3, r2
 8001126:	4a05      	ldr	r2, [pc, #20]	; (800113c <_sbrk+0x64>)
 8001128:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800112a:	68fb      	ldr	r3, [r7, #12]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3718      	adds	r7, #24
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20018000 	.word	0x20018000
 8001138:	00000400 	.word	0x00000400
 800113c:	200002a8 	.word	0x200002a8
 8001140:	200002c0 	.word	0x200002c0

08001144 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <SystemInit+0x20>)
 800114a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800114e:	4a05      	ldr	r2, [pc, #20]	; (8001164 <SystemInit+0x20>)
 8001150:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001154:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
 ldr   sp, =_estack    /* Set stack pointer */
 8001168:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800116c:	f7ff ffea 	bl	8001144 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001170:	480c      	ldr	r0, [pc, #48]	; (80011a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001172:	490d      	ldr	r1, [pc, #52]	; (80011a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001174:	4a0d      	ldr	r2, [pc, #52]	; (80011ac <LoopForever+0xe>)
  movs r3, #0
 8001176:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001178:	e002      	b.n	8001180 <LoopCopyDataInit>

0800117a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800117a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800117c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800117e:	3304      	adds	r3, #4

08001180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001184:	d3f9      	bcc.n	800117a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001186:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001188:	4c0a      	ldr	r4, [pc, #40]	; (80011b4 <LoopForever+0x16>)
  movs r3, #0
 800118a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800118c:	e001      	b.n	8001192 <LoopFillZerobss>

0800118e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800118e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001190:	3204      	adds	r2, #4

08001192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001194:	d3fb      	bcc.n	800118e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001196:	f003 fd41 	bl	8004c1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800119a:	f7ff fc3e 	bl	8000a1a <main>

0800119e <LoopForever>:

LoopForever:
    b LoopForever
 800119e:	e7fe      	b.n	800119e <LoopForever>
 ldr   sp, =_estack    /* Set stack pointer */
 80011a0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80011a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a8:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 80011ac:	08005cd8 	.word	0x08005cd8
  ldr r2, =_sbss
 80011b0:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 80011b4:	200002c0 	.word	0x200002c0

080011b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011b8:	e7fe      	b.n	80011b8 <ADC1_2_IRQHandler>
	...

080011bc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011c2:	2300      	movs	r3, #0
 80011c4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011c6:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <HAL_Init+0x3c>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a0b      	ldr	r2, [pc, #44]	; (80011f8 <HAL_Init+0x3c>)
 80011cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011d0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011d2:	2003      	movs	r0, #3
 80011d4:	f000 f93e 	bl	8001454 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011d8:	2000      	movs	r0, #0
 80011da:	f000 f80f 	bl	80011fc <HAL_InitTick>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d002      	beq.n	80011ea <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	71fb      	strb	r3, [r7, #7]
 80011e8:	e001      	b.n	80011ee <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011ea:	f7ff fde5 	bl	8000db8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011ee:	79fb      	ldrb	r3, [r7, #7]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40022000 	.word	0x40022000

080011fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001204:	2300      	movs	r3, #0
 8001206:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001208:	4b17      	ldr	r3, [pc, #92]	; (8001268 <HAL_InitTick+0x6c>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d023      	beq.n	8001258 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001210:	4b16      	ldr	r3, [pc, #88]	; (800126c <HAL_InitTick+0x70>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	4b14      	ldr	r3, [pc, #80]	; (8001268 <HAL_InitTick+0x6c>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	4619      	mov	r1, r3
 800121a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800121e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001222:	fbb2 f3f3 	udiv	r3, r2, r3
 8001226:	4618      	mov	r0, r3
 8001228:	f000 f949 	bl	80014be <HAL_SYSTICK_Config>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d10f      	bne.n	8001252 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2b0f      	cmp	r3, #15
 8001236:	d809      	bhi.n	800124c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001238:	2200      	movs	r2, #0
 800123a:	6879      	ldr	r1, [r7, #4]
 800123c:	f04f 30ff 	mov.w	r0, #4294967295
 8001240:	f000 f913 	bl	800146a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001244:	4a0a      	ldr	r2, [pc, #40]	; (8001270 <HAL_InitTick+0x74>)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6013      	str	r3, [r2, #0]
 800124a:	e007      	b.n	800125c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	73fb      	strb	r3, [r7, #15]
 8001250:	e004      	b.n	800125c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	73fb      	strb	r3, [r7, #15]
 8001256:	e001      	b.n	800125c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800125c:	7bfb      	ldrb	r3, [r7, #15]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20000078 	.word	0x20000078
 800126c:	20000070 	.word	0x20000070
 8001270:	20000074 	.word	0x20000074

08001274 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <HAL_IncTick+0x20>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <HAL_IncTick+0x24>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4413      	add	r3, r2
 8001284:	4a04      	ldr	r2, [pc, #16]	; (8001298 <HAL_IncTick+0x24>)
 8001286:	6013      	str	r3, [r2, #0]
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	20000078 	.word	0x20000078
 8001298:	200002ac 	.word	0x200002ac

0800129c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return uwTick;
 80012a0:	4b03      	ldr	r3, [pc, #12]	; (80012b0 <HAL_GetTick+0x14>)
 80012a2:	681b      	ldr	r3, [r3, #0]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	200002ac 	.word	0x200002ac

080012b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c4:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <__NVIC_SetPriorityGrouping+0x44>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012d0:	4013      	ands	r3, r2
 80012d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012e6:	4a04      	ldr	r2, [pc, #16]	; (80012f8 <__NVIC_SetPriorityGrouping+0x44>)
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	60d3      	str	r3, [r2, #12]
}
 80012ec:	bf00      	nop
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	e000ed00 	.word	0xe000ed00

080012fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001300:	4b04      	ldr	r3, [pc, #16]	; (8001314 <__NVIC_GetPriorityGrouping+0x18>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	0a1b      	lsrs	r3, r3, #8
 8001306:	f003 0307 	and.w	r3, r3, #7
}
 800130a:	4618      	mov	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001326:	2b00      	cmp	r3, #0
 8001328:	db0b      	blt.n	8001342 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	f003 021f 	and.w	r2, r3, #31
 8001330:	4907      	ldr	r1, [pc, #28]	; (8001350 <__NVIC_EnableIRQ+0x38>)
 8001332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001336:	095b      	lsrs	r3, r3, #5
 8001338:	2001      	movs	r0, #1
 800133a:	fa00 f202 	lsl.w	r2, r0, r2
 800133e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	e000e100 	.word	0xe000e100

08001354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	6039      	str	r1, [r7, #0]
 800135e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001364:	2b00      	cmp	r3, #0
 8001366:	db0a      	blt.n	800137e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	b2da      	uxtb	r2, r3
 800136c:	490c      	ldr	r1, [pc, #48]	; (80013a0 <__NVIC_SetPriority+0x4c>)
 800136e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001372:	0112      	lsls	r2, r2, #4
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	440b      	add	r3, r1
 8001378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800137c:	e00a      	b.n	8001394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4908      	ldr	r1, [pc, #32]	; (80013a4 <__NVIC_SetPriority+0x50>)
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	3b04      	subs	r3, #4
 800138c:	0112      	lsls	r2, r2, #4
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	440b      	add	r3, r1
 8001392:	761a      	strb	r2, [r3, #24]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	e000e100 	.word	0xe000e100
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b089      	sub	sp, #36	; 0x24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f1c3 0307 	rsb	r3, r3, #7
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	bf28      	it	cs
 80013c6:	2304      	movcs	r3, #4
 80013c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3304      	adds	r3, #4
 80013ce:	2b06      	cmp	r3, #6
 80013d0:	d902      	bls.n	80013d8 <NVIC_EncodePriority+0x30>
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3b03      	subs	r3, #3
 80013d6:	e000      	b.n	80013da <NVIC_EncodePriority+0x32>
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013dc:	f04f 32ff 	mov.w	r2, #4294967295
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43da      	mvns	r2, r3
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	401a      	ands	r2, r3
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f0:	f04f 31ff 	mov.w	r1, #4294967295
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	fa01 f303 	lsl.w	r3, r1, r3
 80013fa:	43d9      	mvns	r1, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001400:	4313      	orrs	r3, r2
         );
}
 8001402:	4618      	mov	r0, r3
 8001404:	3724      	adds	r7, #36	; 0x24
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3b01      	subs	r3, #1
 800141c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001420:	d301      	bcc.n	8001426 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001422:	2301      	movs	r3, #1
 8001424:	e00f      	b.n	8001446 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001426:	4a0a      	ldr	r2, [pc, #40]	; (8001450 <SysTick_Config+0x40>)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3b01      	subs	r3, #1
 800142c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800142e:	210f      	movs	r1, #15
 8001430:	f04f 30ff 	mov.w	r0, #4294967295
 8001434:	f7ff ff8e 	bl	8001354 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001438:	4b05      	ldr	r3, [pc, #20]	; (8001450 <SysTick_Config+0x40>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800143e:	4b04      	ldr	r3, [pc, #16]	; (8001450 <SysTick_Config+0x40>)
 8001440:	2207      	movs	r2, #7
 8001442:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	e000e010 	.word	0xe000e010

08001454 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff ff29 	bl	80012b4 <__NVIC_SetPriorityGrouping>
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800146a:	b580      	push	{r7, lr}
 800146c:	b086      	sub	sp, #24
 800146e:	af00      	add	r7, sp, #0
 8001470:	4603      	mov	r3, r0
 8001472:	60b9      	str	r1, [r7, #8]
 8001474:	607a      	str	r2, [r7, #4]
 8001476:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800147c:	f7ff ff3e 	bl	80012fc <__NVIC_GetPriorityGrouping>
 8001480:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	68b9      	ldr	r1, [r7, #8]
 8001486:	6978      	ldr	r0, [r7, #20]
 8001488:	f7ff ff8e 	bl	80013a8 <NVIC_EncodePriority>
 800148c:	4602      	mov	r2, r0
 800148e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001492:	4611      	mov	r1, r2
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff ff5d 	bl	8001354 <__NVIC_SetPriority>
}
 800149a:	bf00      	nop
 800149c:	3718      	adds	r7, #24
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b082      	sub	sp, #8
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	4603      	mov	r3, r0
 80014aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff ff31 	bl	8001318 <__NVIC_EnableIRQ>
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b082      	sub	sp, #8
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff ffa2 	bl	8001410 <SysTick_Config>
 80014cc:	4603      	mov	r3, r0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
	...

080014d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014d8:	b480      	push	{r7}
 80014da:	b087      	sub	sp, #28
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014e6:	e17f      	b.n	80017e8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	2101      	movs	r1, #1
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	fa01 f303 	lsl.w	r3, r1, r3
 80014f4:	4013      	ands	r3, r2
 80014f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	f000 8171 	beq.w	80017e2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f003 0303 	and.w	r3, r3, #3
 8001508:	2b01      	cmp	r3, #1
 800150a:	d005      	beq.n	8001518 <HAL_GPIO_Init+0x40>
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d130      	bne.n	800157a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	2203      	movs	r2, #3
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	43db      	mvns	r3, r3
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	4013      	ands	r3, r2
 800152e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	68da      	ldr	r2, [r3, #12]
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	4313      	orrs	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800154e:	2201      	movs	r2, #1
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	43db      	mvns	r3, r3
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4013      	ands	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	091b      	lsrs	r3, r3, #4
 8001564:	f003 0201 	and.w	r2, r3, #1
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	4313      	orrs	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f003 0303 	and.w	r3, r3, #3
 8001582:	2b03      	cmp	r3, #3
 8001584:	d118      	bne.n	80015b8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800158a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800158c:	2201      	movs	r2, #1
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	43db      	mvns	r3, r3
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	4013      	ands	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	08db      	lsrs	r3, r3, #3
 80015a2:	f003 0201 	and.w	r2, r3, #1
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f003 0303 	and.w	r3, r3, #3
 80015c0:	2b03      	cmp	r3, #3
 80015c2:	d017      	beq.n	80015f4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	2203      	movs	r2, #3
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	43db      	mvns	r3, r3
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	4013      	ands	r3, r2
 80015da:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	693a      	ldr	r2, [r7, #16]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f003 0303 	and.w	r3, r3, #3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d123      	bne.n	8001648 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	08da      	lsrs	r2, r3, #3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3208      	adds	r2, #8
 8001608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800160c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	f003 0307 	and.w	r3, r3, #7
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	220f      	movs	r2, #15
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	43db      	mvns	r3, r3
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	4013      	ands	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	691a      	ldr	r2, [r3, #16]
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	fa02 f303 	lsl.w	r3, r2, r3
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	4313      	orrs	r3, r2
 8001638:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	08da      	lsrs	r2, r3, #3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	3208      	adds	r2, #8
 8001642:	6939      	ldr	r1, [r7, #16]
 8001644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	2203      	movs	r2, #3
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f003 0203 	and.w	r2, r3, #3
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	4313      	orrs	r3, r2
 8001674:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	693a      	ldr	r2, [r7, #16]
 800167a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001684:	2b00      	cmp	r3, #0
 8001686:	f000 80ac 	beq.w	80017e2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168a:	4b5f      	ldr	r3, [pc, #380]	; (8001808 <HAL_GPIO_Init+0x330>)
 800168c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800168e:	4a5e      	ldr	r2, [pc, #376]	; (8001808 <HAL_GPIO_Init+0x330>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6613      	str	r3, [r2, #96]	; 0x60
 8001696:	4b5c      	ldr	r3, [pc, #368]	; (8001808 <HAL_GPIO_Init+0x330>)
 8001698:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016a2:	4a5a      	ldr	r2, [pc, #360]	; (800180c <HAL_GPIO_Init+0x334>)
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	089b      	lsrs	r3, r3, #2
 80016a8:	3302      	adds	r3, #2
 80016aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	f003 0303 	and.w	r3, r3, #3
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	220f      	movs	r2, #15
 80016ba:	fa02 f303 	lsl.w	r3, r2, r3
 80016be:	43db      	mvns	r3, r3
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	4013      	ands	r3, r2
 80016c4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80016cc:	d025      	beq.n	800171a <HAL_GPIO_Init+0x242>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a4f      	ldr	r2, [pc, #316]	; (8001810 <HAL_GPIO_Init+0x338>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d01f      	beq.n	8001716 <HAL_GPIO_Init+0x23e>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a4e      	ldr	r2, [pc, #312]	; (8001814 <HAL_GPIO_Init+0x33c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d019      	beq.n	8001712 <HAL_GPIO_Init+0x23a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a4d      	ldr	r2, [pc, #308]	; (8001818 <HAL_GPIO_Init+0x340>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d013      	beq.n	800170e <HAL_GPIO_Init+0x236>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a4c      	ldr	r2, [pc, #304]	; (800181c <HAL_GPIO_Init+0x344>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d00d      	beq.n	800170a <HAL_GPIO_Init+0x232>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a4b      	ldr	r2, [pc, #300]	; (8001820 <HAL_GPIO_Init+0x348>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d007      	beq.n	8001706 <HAL_GPIO_Init+0x22e>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a4a      	ldr	r2, [pc, #296]	; (8001824 <HAL_GPIO_Init+0x34c>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d101      	bne.n	8001702 <HAL_GPIO_Init+0x22a>
 80016fe:	2306      	movs	r3, #6
 8001700:	e00c      	b.n	800171c <HAL_GPIO_Init+0x244>
 8001702:	2307      	movs	r3, #7
 8001704:	e00a      	b.n	800171c <HAL_GPIO_Init+0x244>
 8001706:	2305      	movs	r3, #5
 8001708:	e008      	b.n	800171c <HAL_GPIO_Init+0x244>
 800170a:	2304      	movs	r3, #4
 800170c:	e006      	b.n	800171c <HAL_GPIO_Init+0x244>
 800170e:	2303      	movs	r3, #3
 8001710:	e004      	b.n	800171c <HAL_GPIO_Init+0x244>
 8001712:	2302      	movs	r3, #2
 8001714:	e002      	b.n	800171c <HAL_GPIO_Init+0x244>
 8001716:	2301      	movs	r3, #1
 8001718:	e000      	b.n	800171c <HAL_GPIO_Init+0x244>
 800171a:	2300      	movs	r3, #0
 800171c:	697a      	ldr	r2, [r7, #20]
 800171e:	f002 0203 	and.w	r2, r2, #3
 8001722:	0092      	lsls	r2, r2, #2
 8001724:	4093      	lsls	r3, r2
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	4313      	orrs	r3, r2
 800172a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800172c:	4937      	ldr	r1, [pc, #220]	; (800180c <HAL_GPIO_Init+0x334>)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	089b      	lsrs	r3, r3, #2
 8001732:	3302      	adds	r3, #2
 8001734:	693a      	ldr	r2, [r7, #16]
 8001736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800173a:	4b3b      	ldr	r3, [pc, #236]	; (8001828 <HAL_GPIO_Init+0x350>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	43db      	mvns	r3, r3
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	4013      	ands	r3, r2
 8001748:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d003      	beq.n	800175e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	4313      	orrs	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800175e:	4a32      	ldr	r2, [pc, #200]	; (8001828 <HAL_GPIO_Init+0x350>)
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001764:	4b30      	ldr	r3, [pc, #192]	; (8001828 <HAL_GPIO_Init+0x350>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	43db      	mvns	r3, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4013      	ands	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d003      	beq.n	8001788 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	4313      	orrs	r3, r2
 8001786:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001788:	4a27      	ldr	r2, [pc, #156]	; (8001828 <HAL_GPIO_Init+0x350>)
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800178e:	4b26      	ldr	r3, [pc, #152]	; (8001828 <HAL_GPIO_Init+0x350>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	43db      	mvns	r3, r3
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	4013      	ands	r3, r2
 800179c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d003      	beq.n	80017b2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017b2:	4a1d      	ldr	r2, [pc, #116]	; (8001828 <HAL_GPIO_Init+0x350>)
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80017b8:	4b1b      	ldr	r3, [pc, #108]	; (8001828 <HAL_GPIO_Init+0x350>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	43db      	mvns	r3, r3
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	4013      	ands	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	4313      	orrs	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80017dc:	4a12      	ldr	r2, [pc, #72]	; (8001828 <HAL_GPIO_Init+0x350>)
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	3301      	adds	r3, #1
 80017e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	fa22 f303 	lsr.w	r3, r2, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	f47f ae78 	bne.w	80014e8 <HAL_GPIO_Init+0x10>
  }
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	371c      	adds	r7, #28
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40021000 	.word	0x40021000
 800180c:	40010000 	.word	0x40010000
 8001810:	48000400 	.word	0x48000400
 8001814:	48000800 	.word	0x48000800
 8001818:	48000c00 	.word	0x48000c00
 800181c:	48001000 	.word	0x48001000
 8001820:	48001400 	.word	0x48001400
 8001824:	48001800 	.word	0x48001800
 8001828:	40010400 	.word	0x40010400

0800182c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	460b      	mov	r3, r1
 8001836:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691a      	ldr	r2, [r3, #16]
 800183c:	887b      	ldrh	r3, [r7, #2]
 800183e:	4013      	ands	r3, r2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d002      	beq.n	800184a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001844:	2301      	movs	r3, #1
 8001846:	73fb      	strb	r3, [r7, #15]
 8001848:	e001      	b.n	800184e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800184a:	2300      	movs	r3, #0
 800184c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800184e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	807b      	strh	r3, [r7, #2]
 8001868:	4613      	mov	r3, r2
 800186a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800186c:	787b      	ldrb	r3, [r7, #1]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d003      	beq.n	800187a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001872:	887a      	ldrh	r2, [r7, #2]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001878:	e002      	b.n	8001880 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800187a:	887a      	ldrh	r2, [r7, #2]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	460b      	mov	r3, r1
 8001896:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	695b      	ldr	r3, [r3, #20]
 800189c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800189e:	887a      	ldrh	r2, [r7, #2]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4013      	ands	r3, r2
 80018a4:	041a      	lsls	r2, r3, #16
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	43d9      	mvns	r1, r3
 80018aa:	887b      	ldrh	r3, [r7, #2]
 80018ac:	400b      	ands	r3, r1
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	619a      	str	r2, [r3, #24]
}
 80018b4:	bf00      	nop
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80018ca:	4b08      	ldr	r3, [pc, #32]	; (80018ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018cc:	695a      	ldr	r2, [r3, #20]
 80018ce:	88fb      	ldrh	r3, [r7, #6]
 80018d0:	4013      	ands	r3, r2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d006      	beq.n	80018e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80018d6:	4a05      	ldr	r2, [pc, #20]	; (80018ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018d8:	88fb      	ldrh	r3, [r7, #6]
 80018da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80018dc:	88fb      	ldrh	r3, [r7, #6]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe ffca 	bl	8000878 <HAL_GPIO_EXTI_Callback>
  }
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40010400 	.word	0x40010400

080018f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80018f4:	4b04      	ldr	r3, [pc, #16]	; (8001908 <HAL_PWREx_GetVoltageRange+0x18>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	40007000 	.word	0x40007000

0800190c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800191a:	d130      	bne.n	800197e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800191c:	4b23      	ldr	r3, [pc, #140]	; (80019ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001924:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001928:	d038      	beq.n	800199c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800192a:	4b20      	ldr	r3, [pc, #128]	; (80019ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001932:	4a1e      	ldr	r2, [pc, #120]	; (80019ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001934:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001938:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800193a:	4b1d      	ldr	r3, [pc, #116]	; (80019b0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2232      	movs	r2, #50	; 0x32
 8001940:	fb02 f303 	mul.w	r3, r2, r3
 8001944:	4a1b      	ldr	r2, [pc, #108]	; (80019b4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001946:	fba2 2303 	umull	r2, r3, r2, r3
 800194a:	0c9b      	lsrs	r3, r3, #18
 800194c:	3301      	adds	r3, #1
 800194e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001950:	e002      	b.n	8001958 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	3b01      	subs	r3, #1
 8001956:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001958:	4b14      	ldr	r3, [pc, #80]	; (80019ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800195a:	695b      	ldr	r3, [r3, #20]
 800195c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001960:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001964:	d102      	bne.n	800196c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d1f2      	bne.n	8001952 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800196c:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800196e:	695b      	ldr	r3, [r3, #20]
 8001970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001974:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001978:	d110      	bne.n	800199c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e00f      	b.n	800199e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800197e:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001986:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800198a:	d007      	beq.n	800199c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800198c:	4b07      	ldr	r3, [pc, #28]	; (80019ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001994:	4a05      	ldr	r2, [pc, #20]	; (80019ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001996:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800199a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3714      	adds	r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40007000 	.word	0x40007000
 80019b0:	20000070 	.word	0x20000070
 80019b4:	431bde83 	.word	0x431bde83

080019b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b088      	sub	sp, #32
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d101      	bne.n	80019ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e3ca      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019ca:	4b97      	ldr	r3, [pc, #604]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f003 030c 	and.w	r3, r3, #12
 80019d2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019d4:	4b94      	ldr	r3, [pc, #592]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	f003 0303 	and.w	r3, r3, #3
 80019dc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0310 	and.w	r3, r3, #16
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 80e4 	beq.w	8001bb4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d007      	beq.n	8001a02 <HAL_RCC_OscConfig+0x4a>
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	2b0c      	cmp	r3, #12
 80019f6:	f040 808b 	bne.w	8001b10 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	f040 8087 	bne.w	8001b10 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a02:	4b89      	ldr	r3, [pc, #548]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d005      	beq.n	8001a1a <HAL_RCC_OscConfig+0x62>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e3a2      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a1a      	ldr	r2, [r3, #32]
 8001a1e:	4b82      	ldr	r3, [pc, #520]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0308 	and.w	r3, r3, #8
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d004      	beq.n	8001a34 <HAL_RCC_OscConfig+0x7c>
 8001a2a:	4b7f      	ldr	r3, [pc, #508]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a32:	e005      	b.n	8001a40 <HAL_RCC_OscConfig+0x88>
 8001a34:	4b7c      	ldr	r3, [pc, #496]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a3a:	091b      	lsrs	r3, r3, #4
 8001a3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d223      	bcs.n	8001a8c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a1b      	ldr	r3, [r3, #32]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 fd55 	bl	80024f8 <RCC_SetFlashLatencyFromMSIRange>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e383      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a58:	4b73      	ldr	r3, [pc, #460]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a72      	ldr	r2, [pc, #456]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a5e:	f043 0308 	orr.w	r3, r3, #8
 8001a62:	6013      	str	r3, [r2, #0]
 8001a64:	4b70      	ldr	r3, [pc, #448]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	496d      	ldr	r1, [pc, #436]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a76:	4b6c      	ldr	r3, [pc, #432]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	021b      	lsls	r3, r3, #8
 8001a84:	4968      	ldr	r1, [pc, #416]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a86:	4313      	orrs	r3, r2
 8001a88:	604b      	str	r3, [r1, #4]
 8001a8a:	e025      	b.n	8001ad8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a8c:	4b66      	ldr	r3, [pc, #408]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a65      	ldr	r2, [pc, #404]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a92:	f043 0308 	orr.w	r3, r3, #8
 8001a96:	6013      	str	r3, [r2, #0]
 8001a98:	4b63      	ldr	r3, [pc, #396]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a1b      	ldr	r3, [r3, #32]
 8001aa4:	4960      	ldr	r1, [pc, #384]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001aaa:	4b5f      	ldr	r3, [pc, #380]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	021b      	lsls	r3, r3, #8
 8001ab8:	495b      	ldr	r1, [pc, #364]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001abe:	69bb      	ldr	r3, [r7, #24]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d109      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a1b      	ldr	r3, [r3, #32]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f000 fd15 	bl	80024f8 <RCC_SetFlashLatencyFromMSIRange>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e343      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ad8:	f000 fc4a 	bl	8002370 <HAL_RCC_GetSysClockFreq>
 8001adc:	4602      	mov	r2, r0
 8001ade:	4b52      	ldr	r3, [pc, #328]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	091b      	lsrs	r3, r3, #4
 8001ae4:	f003 030f 	and.w	r3, r3, #15
 8001ae8:	4950      	ldr	r1, [pc, #320]	; (8001c2c <HAL_RCC_OscConfig+0x274>)
 8001aea:	5ccb      	ldrb	r3, [r1, r3]
 8001aec:	f003 031f 	and.w	r3, r3, #31
 8001af0:	fa22 f303 	lsr.w	r3, r2, r3
 8001af4:	4a4e      	ldr	r2, [pc, #312]	; (8001c30 <HAL_RCC_OscConfig+0x278>)
 8001af6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001af8:	4b4e      	ldr	r3, [pc, #312]	; (8001c34 <HAL_RCC_OscConfig+0x27c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff fb7d 	bl	80011fc <HAL_InitTick>
 8001b02:	4603      	mov	r3, r0
 8001b04:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d052      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	e327      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d032      	beq.n	8001b7e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b18:	4b43      	ldr	r3, [pc, #268]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a42      	ldr	r2, [pc, #264]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b24:	f7ff fbba 	bl	800129c <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b2a:	e008      	b.n	8001b3e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b2c:	f7ff fbb6 	bl	800129c <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e310      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b3e:	4b3a      	ldr	r3, [pc, #232]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d0f0      	beq.n	8001b2c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b4a:	4b37      	ldr	r3, [pc, #220]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a36      	ldr	r2, [pc, #216]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b50:	f043 0308 	orr.w	r3, r3, #8
 8001b54:	6013      	str	r3, [r2, #0]
 8001b56:	4b34      	ldr	r3, [pc, #208]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a1b      	ldr	r3, [r3, #32]
 8001b62:	4931      	ldr	r1, [pc, #196]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b68:	4b2f      	ldr	r3, [pc, #188]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	021b      	lsls	r3, r3, #8
 8001b76:	492c      	ldr	r1, [pc, #176]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	604b      	str	r3, [r1, #4]
 8001b7c:	e01a      	b.n	8001bb4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001b7e:	4b2a      	ldr	r3, [pc, #168]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a29      	ldr	r2, [pc, #164]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b84:	f023 0301 	bic.w	r3, r3, #1
 8001b88:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b8a:	f7ff fb87 	bl	800129c <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b92:	f7ff fb83 	bl	800129c <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e2dd      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ba4:	4b20      	ldr	r3, [pc, #128]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1f0      	bne.n	8001b92 <HAL_RCC_OscConfig+0x1da>
 8001bb0:	e000      	b.n	8001bb4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bb2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0301 	and.w	r3, r3, #1
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d074      	beq.n	8001caa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	2b08      	cmp	r3, #8
 8001bc4:	d005      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x21a>
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	2b0c      	cmp	r3, #12
 8001bca:	d10e      	bne.n	8001bea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d10b      	bne.n	8001bea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd2:	4b15      	ldr	r3, [pc, #84]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d064      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x2f0>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d160      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e2ba      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf2:	d106      	bne.n	8001c02 <HAL_RCC_OscConfig+0x24a>
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a0b      	ldr	r2, [pc, #44]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001bfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bfe:	6013      	str	r3, [r2, #0]
 8001c00:	e026      	b.n	8001c50 <HAL_RCC_OscConfig+0x298>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c0a:	d115      	bne.n	8001c38 <HAL_RCC_OscConfig+0x280>
 8001c0c:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a05      	ldr	r2, [pc, #20]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001c12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c16:	6013      	str	r3, [r2, #0]
 8001c18:	4b03      	ldr	r3, [pc, #12]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a02      	ldr	r2, [pc, #8]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001c1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	e014      	b.n	8001c50 <HAL_RCC_OscConfig+0x298>
 8001c26:	bf00      	nop
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	08005be8 	.word	0x08005be8
 8001c30:	20000070 	.word	0x20000070
 8001c34:	20000074 	.word	0x20000074
 8001c38:	4ba0      	ldr	r3, [pc, #640]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a9f      	ldr	r2, [pc, #636]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	4b9d      	ldr	r3, [pc, #628]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a9c      	ldr	r2, [pc, #624]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001c4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d013      	beq.n	8001c80 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c58:	f7ff fb20 	bl	800129c <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c60:	f7ff fb1c 	bl	800129c <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b64      	cmp	r3, #100	; 0x64
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e276      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c72:	4b92      	ldr	r3, [pc, #584]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d0f0      	beq.n	8001c60 <HAL_RCC_OscConfig+0x2a8>
 8001c7e:	e014      	b.n	8001caa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c80:	f7ff fb0c 	bl	800129c <HAL_GetTick>
 8001c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c86:	e008      	b.n	8001c9a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c88:	f7ff fb08 	bl	800129c <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b64      	cmp	r3, #100	; 0x64
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e262      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c9a:	4b88      	ldr	r3, [pc, #544]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f0      	bne.n	8001c88 <HAL_RCC_OscConfig+0x2d0>
 8001ca6:	e000      	b.n	8001caa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d060      	beq.n	8001d78 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	2b04      	cmp	r3, #4
 8001cba:	d005      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x310>
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	2b0c      	cmp	r3, #12
 8001cc0:	d119      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d116      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cc8:	4b7c      	ldr	r3, [pc, #496]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d005      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x328>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e23f      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce0:	4b76      	ldr	r3, [pc, #472]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	691b      	ldr	r3, [r3, #16]
 8001cec:	061b      	lsls	r3, r3, #24
 8001cee:	4973      	ldr	r1, [pc, #460]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cf4:	e040      	b.n	8001d78 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d023      	beq.n	8001d46 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cfe:	4b6f      	ldr	r3, [pc, #444]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a6e      	ldr	r2, [pc, #440]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0a:	f7ff fac7 	bl	800129c <HAL_GetTick>
 8001d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d12:	f7ff fac3 	bl	800129c <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e21d      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d24:	4b65      	ldr	r3, [pc, #404]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0f0      	beq.n	8001d12 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d30:	4b62      	ldr	r3, [pc, #392]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	691b      	ldr	r3, [r3, #16]
 8001d3c:	061b      	lsls	r3, r3, #24
 8001d3e:	495f      	ldr	r1, [pc, #380]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d40:	4313      	orrs	r3, r2
 8001d42:	604b      	str	r3, [r1, #4]
 8001d44:	e018      	b.n	8001d78 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d46:	4b5d      	ldr	r3, [pc, #372]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a5c      	ldr	r2, [pc, #368]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d52:	f7ff faa3 	bl	800129c <HAL_GetTick>
 8001d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d58:	e008      	b.n	8001d6c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d5a:	f7ff fa9f 	bl	800129c <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e1f9      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d6c:	4b53      	ldr	r3, [pc, #332]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1f0      	bne.n	8001d5a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0308 	and.w	r3, r3, #8
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d03c      	beq.n	8001dfe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	695b      	ldr	r3, [r3, #20]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d01c      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d8c:	4b4b      	ldr	r3, [pc, #300]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d92:	4a4a      	ldr	r2, [pc, #296]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d9c:	f7ff fa7e 	bl	800129c <HAL_GetTick>
 8001da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da4:	f7ff fa7a 	bl	800129c <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e1d4      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001db6:	4b41      	ldr	r3, [pc, #260]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001db8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d0ef      	beq.n	8001da4 <HAL_RCC_OscConfig+0x3ec>
 8001dc4:	e01b      	b.n	8001dfe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dc6:	4b3d      	ldr	r3, [pc, #244]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001dc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dcc:	4a3b      	ldr	r2, [pc, #236]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001dce:	f023 0301 	bic.w	r3, r3, #1
 8001dd2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dd6:	f7ff fa61 	bl	800129c <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dde:	f7ff fa5d 	bl	800129c <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e1b7      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001df0:	4b32      	ldr	r3, [pc, #200]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1ef      	bne.n	8001dde <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0304 	and.w	r3, r3, #4
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 80a6 	beq.w	8001f58 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e10:	4b2a      	ldr	r3, [pc, #168]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d10d      	bne.n	8001e38 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e1c:	4b27      	ldr	r3, [pc, #156]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e20:	4a26      	ldr	r2, [pc, #152]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e26:	6593      	str	r3, [r2, #88]	; 0x58
 8001e28:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e30:	60bb      	str	r3, [r7, #8]
 8001e32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e34:	2301      	movs	r3, #1
 8001e36:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e38:	4b21      	ldr	r3, [pc, #132]	; (8001ec0 <HAL_RCC_OscConfig+0x508>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d118      	bne.n	8001e76 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e44:	4b1e      	ldr	r3, [pc, #120]	; (8001ec0 <HAL_RCC_OscConfig+0x508>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a1d      	ldr	r2, [pc, #116]	; (8001ec0 <HAL_RCC_OscConfig+0x508>)
 8001e4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e50:	f7ff fa24 	bl	800129c <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e58:	f7ff fa20 	bl	800129c <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e17a      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e6a:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <HAL_RCC_OscConfig+0x508>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d0f0      	beq.n	8001e58 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d108      	bne.n	8001e90 <HAL_RCC_OscConfig+0x4d8>
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e84:	4a0d      	ldr	r2, [pc, #52]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e8e:	e029      	b.n	8001ee4 <HAL_RCC_OscConfig+0x52c>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	2b05      	cmp	r3, #5
 8001e96:	d115      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x50c>
 8001e98:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e9e:	4a07      	ldr	r2, [pc, #28]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001ea0:	f043 0304 	orr.w	r3, r3, #4
 8001ea4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ea8:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eae:	4a03      	ldr	r2, [pc, #12]	; (8001ebc <HAL_RCC_OscConfig+0x504>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001eb8:	e014      	b.n	8001ee4 <HAL_RCC_OscConfig+0x52c>
 8001eba:	bf00      	nop
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40007000 	.word	0x40007000
 8001ec4:	4b9c      	ldr	r3, [pc, #624]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eca:	4a9b      	ldr	r2, [pc, #620]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001ecc:	f023 0301 	bic.w	r3, r3, #1
 8001ed0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ed4:	4b98      	ldr	r3, [pc, #608]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eda:	4a97      	ldr	r2, [pc, #604]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001edc:	f023 0304 	bic.w	r3, r3, #4
 8001ee0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d016      	beq.n	8001f1a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eec:	f7ff f9d6 	bl	800129c <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ef2:	e00a      	b.n	8001f0a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ef4:	f7ff f9d2 	bl	800129c <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e12a      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f0a:	4b8b      	ldr	r3, [pc, #556]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d0ed      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x53c>
 8001f18:	e015      	b.n	8001f46 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f1a:	f7ff f9bf 	bl	800129c <HAL_GetTick>
 8001f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f20:	e00a      	b.n	8001f38 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f22:	f7ff f9bb 	bl	800129c <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d901      	bls.n	8001f38 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e113      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f38:	4b7f      	ldr	r3, [pc, #508]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1ed      	bne.n	8001f22 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f46:	7ffb      	ldrb	r3, [r7, #31]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d105      	bne.n	8001f58 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f4c:	4b7a      	ldr	r3, [pc, #488]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f50:	4a79      	ldr	r2, [pc, #484]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001f52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f56:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f000 80fe 	beq.w	800215e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	f040 80d0 	bne.w	800210c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001f6c:	4b72      	ldr	r3, [pc, #456]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	f003 0203 	and.w	r2, r3, #3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d130      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d127      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d11f      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001fac:	2a07      	cmp	r2, #7
 8001fae:	bf14      	ite	ne
 8001fb0:	2201      	movne	r2, #1
 8001fb2:	2200      	moveq	r2, #0
 8001fb4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d113      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc4:	085b      	lsrs	r3, r3, #1
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d109      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	085b      	lsrs	r3, r3, #1
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d06e      	beq.n	80020c0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	2b0c      	cmp	r3, #12
 8001fe6:	d069      	beq.n	80020bc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001fe8:	4b53      	ldr	r3, [pc, #332]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d105      	bne.n	8002000 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001ff4:	4b50      	ldr	r3, [pc, #320]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e0ad      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002004:	4b4c      	ldr	r3, [pc, #304]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a4b      	ldr	r2, [pc, #300]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 800200a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800200e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002010:	f7ff f944 	bl	800129c <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002018:	f7ff f940 	bl	800129c <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e09a      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800202a:	4b43      	ldr	r3, [pc, #268]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1f0      	bne.n	8002018 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002036:	4b40      	ldr	r3, [pc, #256]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8002038:	68da      	ldr	r2, [r3, #12]
 800203a:	4b40      	ldr	r3, [pc, #256]	; (800213c <HAL_RCC_OscConfig+0x784>)
 800203c:	4013      	ands	r3, r2
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002046:	3a01      	subs	r2, #1
 8002048:	0112      	lsls	r2, r2, #4
 800204a:	4311      	orrs	r1, r2
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002050:	0212      	lsls	r2, r2, #8
 8002052:	4311      	orrs	r1, r2
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002058:	0852      	lsrs	r2, r2, #1
 800205a:	3a01      	subs	r2, #1
 800205c:	0552      	lsls	r2, r2, #21
 800205e:	4311      	orrs	r1, r2
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002064:	0852      	lsrs	r2, r2, #1
 8002066:	3a01      	subs	r2, #1
 8002068:	0652      	lsls	r2, r2, #25
 800206a:	4311      	orrs	r1, r2
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002070:	0912      	lsrs	r2, r2, #4
 8002072:	0452      	lsls	r2, r2, #17
 8002074:	430a      	orrs	r2, r1
 8002076:	4930      	ldr	r1, [pc, #192]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8002078:	4313      	orrs	r3, r2
 800207a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800207c:	4b2e      	ldr	r3, [pc, #184]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a2d      	ldr	r2, [pc, #180]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8002082:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002086:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002088:	4b2b      	ldr	r3, [pc, #172]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	4a2a      	ldr	r2, [pc, #168]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 800208e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002092:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002094:	f7ff f902 	bl	800129c <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800209c:	f7ff f8fe 	bl	800129c <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e058      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020ae:	4b22      	ldr	r3, [pc, #136]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0f0      	beq.n	800209c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020ba:	e050      	b.n	800215e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e04f      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020c0:	4b1d      	ldr	r3, [pc, #116]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d148      	bne.n	800215e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80020cc:	4b1a      	ldr	r3, [pc, #104]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a19      	ldr	r2, [pc, #100]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 80020d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020d6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020d8:	4b17      	ldr	r3, [pc, #92]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	4a16      	ldr	r2, [pc, #88]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 80020de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020e2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80020e4:	f7ff f8da 	bl	800129c <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ec:	f7ff f8d6 	bl	800129c <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e030      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020fe:	4b0e      	ldr	r3, [pc, #56]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d0f0      	beq.n	80020ec <HAL_RCC_OscConfig+0x734>
 800210a:	e028      	b.n	800215e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	2b0c      	cmp	r3, #12
 8002110:	d023      	beq.n	800215a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002112:	4b09      	ldr	r3, [pc, #36]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a08      	ldr	r2, [pc, #32]	; (8002138 <HAL_RCC_OscConfig+0x780>)
 8002118:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800211c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800211e:	f7ff f8bd 	bl	800129c <HAL_GetTick>
 8002122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002124:	e00c      	b.n	8002140 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002126:	f7ff f8b9 	bl	800129c <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d905      	bls.n	8002140 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e013      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
 8002138:	40021000 	.word	0x40021000
 800213c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002140:	4b09      	ldr	r3, [pc, #36]	; (8002168 <HAL_RCC_OscConfig+0x7b0>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1ec      	bne.n	8002126 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800214c:	4b06      	ldr	r3, [pc, #24]	; (8002168 <HAL_RCC_OscConfig+0x7b0>)
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	4905      	ldr	r1, [pc, #20]	; (8002168 <HAL_RCC_OscConfig+0x7b0>)
 8002152:	4b06      	ldr	r3, [pc, #24]	; (800216c <HAL_RCC_OscConfig+0x7b4>)
 8002154:	4013      	ands	r3, r2
 8002156:	60cb      	str	r3, [r1, #12]
 8002158:	e001      	b.n	800215e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e000      	b.n	8002160 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3720      	adds	r7, #32
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40021000 	.word	0x40021000
 800216c:	feeefffc 	.word	0xfeeefffc

08002170 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d101      	bne.n	8002184 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e0e7      	b.n	8002354 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002184:	4b75      	ldr	r3, [pc, #468]	; (800235c <HAL_RCC_ClockConfig+0x1ec>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	429a      	cmp	r2, r3
 8002190:	d910      	bls.n	80021b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002192:	4b72      	ldr	r3, [pc, #456]	; (800235c <HAL_RCC_ClockConfig+0x1ec>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f023 0207 	bic.w	r2, r3, #7
 800219a:	4970      	ldr	r1, [pc, #448]	; (800235c <HAL_RCC_ClockConfig+0x1ec>)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	4313      	orrs	r3, r2
 80021a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a2:	4b6e      	ldr	r3, [pc, #440]	; (800235c <HAL_RCC_ClockConfig+0x1ec>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d001      	beq.n	80021b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e0cf      	b.n	8002354 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d010      	beq.n	80021e2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	4b66      	ldr	r3, [pc, #408]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d908      	bls.n	80021e2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021d0:	4b63      	ldr	r3, [pc, #396]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	4960      	ldr	r1, [pc, #384]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d04c      	beq.n	8002288 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2b03      	cmp	r3, #3
 80021f4:	d107      	bne.n	8002206 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021f6:	4b5a      	ldr	r3, [pc, #360]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d121      	bne.n	8002246 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e0a6      	b.n	8002354 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2b02      	cmp	r3, #2
 800220c:	d107      	bne.n	800221e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800220e:	4b54      	ldr	r3, [pc, #336]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d115      	bne.n	8002246 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e09a      	b.n	8002354 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d107      	bne.n	8002236 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002226:	4b4e      	ldr	r3, [pc, #312]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d109      	bne.n	8002246 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e08e      	b.n	8002354 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002236:	4b4a      	ldr	r3, [pc, #296]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800223e:	2b00      	cmp	r3, #0
 8002240:	d101      	bne.n	8002246 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e086      	b.n	8002354 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002246:	4b46      	ldr	r3, [pc, #280]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f023 0203 	bic.w	r2, r3, #3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	4943      	ldr	r1, [pc, #268]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 8002254:	4313      	orrs	r3, r2
 8002256:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002258:	f7ff f820 	bl	800129c <HAL_GetTick>
 800225c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800225e:	e00a      	b.n	8002276 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002260:	f7ff f81c 	bl	800129c <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	f241 3288 	movw	r2, #5000	; 0x1388
 800226e:	4293      	cmp	r3, r2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e06e      	b.n	8002354 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002276:	4b3a      	ldr	r3, [pc, #232]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 020c 	and.w	r2, r3, #12
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	429a      	cmp	r2, r3
 8002286:	d1eb      	bne.n	8002260 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d010      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	4b31      	ldr	r3, [pc, #196]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d208      	bcs.n	80022b6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022a4:	4b2e      	ldr	r3, [pc, #184]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	492b      	ldr	r1, [pc, #172]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022b6:	4b29      	ldr	r3, [pc, #164]	; (800235c <HAL_RCC_ClockConfig+0x1ec>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d210      	bcs.n	80022e6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c4:	4b25      	ldr	r3, [pc, #148]	; (800235c <HAL_RCC_ClockConfig+0x1ec>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f023 0207 	bic.w	r2, r3, #7
 80022cc:	4923      	ldr	r1, [pc, #140]	; (800235c <HAL_RCC_ClockConfig+0x1ec>)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d4:	4b21      	ldr	r3, [pc, #132]	; (800235c <HAL_RCC_ClockConfig+0x1ec>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0307 	and.w	r3, r3, #7
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d001      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e036      	b.n	8002354 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0304 	and.w	r3, r3, #4
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d008      	beq.n	8002304 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022f2:	4b1b      	ldr	r3, [pc, #108]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	4918      	ldr	r1, [pc, #96]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 8002300:	4313      	orrs	r3, r2
 8002302:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0308 	and.w	r3, r3, #8
 800230c:	2b00      	cmp	r3, #0
 800230e:	d009      	beq.n	8002324 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002310:	4b13      	ldr	r3, [pc, #76]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	4910      	ldr	r1, [pc, #64]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 8002320:	4313      	orrs	r3, r2
 8002322:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002324:	f000 f824 	bl	8002370 <HAL_RCC_GetSysClockFreq>
 8002328:	4602      	mov	r2, r0
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <HAL_RCC_ClockConfig+0x1f0>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	091b      	lsrs	r3, r3, #4
 8002330:	f003 030f 	and.w	r3, r3, #15
 8002334:	490b      	ldr	r1, [pc, #44]	; (8002364 <HAL_RCC_ClockConfig+0x1f4>)
 8002336:	5ccb      	ldrb	r3, [r1, r3]
 8002338:	f003 031f 	and.w	r3, r3, #31
 800233c:	fa22 f303 	lsr.w	r3, r2, r3
 8002340:	4a09      	ldr	r2, [pc, #36]	; (8002368 <HAL_RCC_ClockConfig+0x1f8>)
 8002342:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <HAL_RCC_ClockConfig+0x1fc>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe ff57 	bl	80011fc <HAL_InitTick>
 800234e:	4603      	mov	r3, r0
 8002350:	72fb      	strb	r3, [r7, #11]

  return status;
 8002352:	7afb      	ldrb	r3, [r7, #11]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40022000 	.word	0x40022000
 8002360:	40021000 	.word	0x40021000
 8002364:	08005be8 	.word	0x08005be8
 8002368:	20000070 	.word	0x20000070
 800236c:	20000074 	.word	0x20000074

08002370 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002370:	b480      	push	{r7}
 8002372:	b089      	sub	sp, #36	; 0x24
 8002374:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002376:	2300      	movs	r3, #0
 8002378:	61fb      	str	r3, [r7, #28]
 800237a:	2300      	movs	r3, #0
 800237c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800237e:	4b3e      	ldr	r3, [pc, #248]	; (8002478 <HAL_RCC_GetSysClockFreq+0x108>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 030c 	and.w	r3, r3, #12
 8002386:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002388:	4b3b      	ldr	r3, [pc, #236]	; (8002478 <HAL_RCC_GetSysClockFreq+0x108>)
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	f003 0303 	and.w	r3, r3, #3
 8002390:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d005      	beq.n	80023a4 <HAL_RCC_GetSysClockFreq+0x34>
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	2b0c      	cmp	r3, #12
 800239c:	d121      	bne.n	80023e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d11e      	bne.n	80023e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80023a4:	4b34      	ldr	r3, [pc, #208]	; (8002478 <HAL_RCC_GetSysClockFreq+0x108>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0308 	and.w	r3, r3, #8
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d107      	bne.n	80023c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023b0:	4b31      	ldr	r3, [pc, #196]	; (8002478 <HAL_RCC_GetSysClockFreq+0x108>)
 80023b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023b6:	0a1b      	lsrs	r3, r3, #8
 80023b8:	f003 030f 	and.w	r3, r3, #15
 80023bc:	61fb      	str	r3, [r7, #28]
 80023be:	e005      	b.n	80023cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023c0:	4b2d      	ldr	r3, [pc, #180]	; (8002478 <HAL_RCC_GetSysClockFreq+0x108>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	091b      	lsrs	r3, r3, #4
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80023cc:	4a2b      	ldr	r2, [pc, #172]	; (800247c <HAL_RCC_GetSysClockFreq+0x10c>)
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d10d      	bne.n	80023f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023e0:	e00a      	b.n	80023f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	2b04      	cmp	r3, #4
 80023e6:	d102      	bne.n	80023ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80023e8:	4b25      	ldr	r3, [pc, #148]	; (8002480 <HAL_RCC_GetSysClockFreq+0x110>)
 80023ea:	61bb      	str	r3, [r7, #24]
 80023ec:	e004      	b.n	80023f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	2b08      	cmp	r3, #8
 80023f2:	d101      	bne.n	80023f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023f4:	4b23      	ldr	r3, [pc, #140]	; (8002484 <HAL_RCC_GetSysClockFreq+0x114>)
 80023f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	2b0c      	cmp	r3, #12
 80023fc:	d134      	bne.n	8002468 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023fe:	4b1e      	ldr	r3, [pc, #120]	; (8002478 <HAL_RCC_GetSysClockFreq+0x108>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	f003 0303 	and.w	r3, r3, #3
 8002406:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	2b02      	cmp	r3, #2
 800240c:	d003      	beq.n	8002416 <HAL_RCC_GetSysClockFreq+0xa6>
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	2b03      	cmp	r3, #3
 8002412:	d003      	beq.n	800241c <HAL_RCC_GetSysClockFreq+0xac>
 8002414:	e005      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002416:	4b1a      	ldr	r3, [pc, #104]	; (8002480 <HAL_RCC_GetSysClockFreq+0x110>)
 8002418:	617b      	str	r3, [r7, #20]
      break;
 800241a:	e005      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <HAL_RCC_GetSysClockFreq+0x114>)
 800241e:	617b      	str	r3, [r7, #20]
      break;
 8002420:	e002      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	617b      	str	r3, [r7, #20]
      break;
 8002426:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002428:	4b13      	ldr	r3, [pc, #76]	; (8002478 <HAL_RCC_GetSysClockFreq+0x108>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	091b      	lsrs	r3, r3, #4
 800242e:	f003 0307 	and.w	r3, r3, #7
 8002432:	3301      	adds	r3, #1
 8002434:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002436:	4b10      	ldr	r3, [pc, #64]	; (8002478 <HAL_RCC_GetSysClockFreq+0x108>)
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	0a1b      	lsrs	r3, r3, #8
 800243c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002440:	697a      	ldr	r2, [r7, #20]
 8002442:	fb03 f202 	mul.w	r2, r3, r2
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	fbb2 f3f3 	udiv	r3, r2, r3
 800244c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800244e:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <HAL_RCC_GetSysClockFreq+0x108>)
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	0e5b      	lsrs	r3, r3, #25
 8002454:	f003 0303 	and.w	r3, r3, #3
 8002458:	3301      	adds	r3, #1
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	fbb2 f3f3 	udiv	r3, r2, r3
 8002466:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002468:	69bb      	ldr	r3, [r7, #24]
}
 800246a:	4618      	mov	r0, r3
 800246c:	3724      	adds	r7, #36	; 0x24
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	40021000 	.word	0x40021000
 800247c:	08005c00 	.word	0x08005c00
 8002480:	00f42400 	.word	0x00f42400
 8002484:	007a1200 	.word	0x007a1200

08002488 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800248c:	4b03      	ldr	r3, [pc, #12]	; (800249c <HAL_RCC_GetHCLKFreq+0x14>)
 800248e:	681b      	ldr	r3, [r3, #0]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000070 	.word	0x20000070

080024a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80024a4:	f7ff fff0 	bl	8002488 <HAL_RCC_GetHCLKFreq>
 80024a8:	4602      	mov	r2, r0
 80024aa:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	0a1b      	lsrs	r3, r3, #8
 80024b0:	f003 0307 	and.w	r3, r3, #7
 80024b4:	4904      	ldr	r1, [pc, #16]	; (80024c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80024b6:	5ccb      	ldrb	r3, [r1, r3]
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	40021000 	.word	0x40021000
 80024c8:	08005bf8 	.word	0x08005bf8

080024cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80024d0:	f7ff ffda 	bl	8002488 <HAL_RCC_GetHCLKFreq>
 80024d4:	4602      	mov	r2, r0
 80024d6:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	0adb      	lsrs	r3, r3, #11
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	4904      	ldr	r1, [pc, #16]	; (80024f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80024e2:	5ccb      	ldrb	r3, [r1, r3]
 80024e4:	f003 031f 	and.w	r3, r3, #31
 80024e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40021000 	.word	0x40021000
 80024f4:	08005bf8 	.word	0x08005bf8

080024f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002500:	2300      	movs	r3, #0
 8002502:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002504:	4b2a      	ldr	r3, [pc, #168]	; (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002510:	f7ff f9ee 	bl	80018f0 <HAL_PWREx_GetVoltageRange>
 8002514:	6178      	str	r0, [r7, #20]
 8002516:	e014      	b.n	8002542 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002518:	4b25      	ldr	r3, [pc, #148]	; (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800251a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800251c:	4a24      	ldr	r2, [pc, #144]	; (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800251e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002522:	6593      	str	r3, [r2, #88]	; 0x58
 8002524:	4b22      	ldr	r3, [pc, #136]	; (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002530:	f7ff f9de 	bl	80018f0 <HAL_PWREx_GetVoltageRange>
 8002534:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002536:	4b1e      	ldr	r3, [pc, #120]	; (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253a:	4a1d      	ldr	r2, [pc, #116]	; (80025b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800253c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002540:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002548:	d10b      	bne.n	8002562 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b80      	cmp	r3, #128	; 0x80
 800254e:	d919      	bls.n	8002584 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2ba0      	cmp	r3, #160	; 0xa0
 8002554:	d902      	bls.n	800255c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002556:	2302      	movs	r3, #2
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	e013      	b.n	8002584 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800255c:	2301      	movs	r3, #1
 800255e:	613b      	str	r3, [r7, #16]
 8002560:	e010      	b.n	8002584 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b80      	cmp	r3, #128	; 0x80
 8002566:	d902      	bls.n	800256e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002568:	2303      	movs	r3, #3
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	e00a      	b.n	8002584 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b80      	cmp	r3, #128	; 0x80
 8002572:	d102      	bne.n	800257a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002574:	2302      	movs	r3, #2
 8002576:	613b      	str	r3, [r7, #16]
 8002578:	e004      	b.n	8002584 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2b70      	cmp	r3, #112	; 0x70
 800257e:	d101      	bne.n	8002584 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002580:	2301      	movs	r3, #1
 8002582:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002584:	4b0b      	ldr	r3, [pc, #44]	; (80025b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f023 0207 	bic.w	r2, r3, #7
 800258c:	4909      	ldr	r1, [pc, #36]	; (80025b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002594:	4b07      	ldr	r3, [pc, #28]	; (80025b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0307 	and.w	r3, r3, #7
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d001      	beq.n	80025a6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e000      	b.n	80025a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40021000 	.word	0x40021000
 80025b4:	40022000 	.word	0x40022000

080025b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025c0:	2300      	movs	r3, #0
 80025c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025c4:	2300      	movs	r3, #0
 80025c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d041      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025d8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80025dc:	d02a      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80025de:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80025e2:	d824      	bhi.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80025e4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80025e8:	d008      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80025ea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80025ee:	d81e      	bhi.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00a      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x52>
 80025f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025f8:	d010      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80025fa:	e018      	b.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80025fc:	4b86      	ldr	r3, [pc, #536]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	4a85      	ldr	r2, [pc, #532]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002602:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002606:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002608:	e015      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	3304      	adds	r3, #4
 800260e:	2100      	movs	r1, #0
 8002610:	4618      	mov	r0, r3
 8002612:	f000 fabb 	bl	8002b8c <RCCEx_PLLSAI1_Config>
 8002616:	4603      	mov	r3, r0
 8002618:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800261a:	e00c      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3320      	adds	r3, #32
 8002620:	2100      	movs	r1, #0
 8002622:	4618      	mov	r0, r3
 8002624:	f000 fba6 	bl	8002d74 <RCCEx_PLLSAI2_Config>
 8002628:	4603      	mov	r3, r0
 800262a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800262c:	e003      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	74fb      	strb	r3, [r7, #19]
      break;
 8002632:	e000      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002634:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002636:	7cfb      	ldrb	r3, [r7, #19]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10b      	bne.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800263c:	4b76      	ldr	r3, [pc, #472]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800263e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002642:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800264a:	4973      	ldr	r1, [pc, #460]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800264c:	4313      	orrs	r3, r2
 800264e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002652:	e001      	b.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002654:	7cfb      	ldrb	r3, [r7, #19]
 8002656:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d041      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002668:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800266c:	d02a      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800266e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002672:	d824      	bhi.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002674:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002678:	d008      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800267a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800267e:	d81e      	bhi.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00a      	beq.n	800269a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002684:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002688:	d010      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800268a:	e018      	b.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800268c:	4b62      	ldr	r3, [pc, #392]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	4a61      	ldr	r2, [pc, #388]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002692:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002696:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002698:	e015      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	3304      	adds	r3, #4
 800269e:	2100      	movs	r1, #0
 80026a0:	4618      	mov	r0, r3
 80026a2:	f000 fa73 	bl	8002b8c <RCCEx_PLLSAI1_Config>
 80026a6:	4603      	mov	r3, r0
 80026a8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026aa:	e00c      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3320      	adds	r3, #32
 80026b0:	2100      	movs	r1, #0
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 fb5e 	bl	8002d74 <RCCEx_PLLSAI2_Config>
 80026b8:	4603      	mov	r3, r0
 80026ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026bc:	e003      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	74fb      	strb	r3, [r7, #19]
      break;
 80026c2:	e000      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80026c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026c6:	7cfb      	ldrb	r3, [r7, #19]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10b      	bne.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026cc:	4b52      	ldr	r3, [pc, #328]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026d2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026da:	494f      	ldr	r1, [pc, #316]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80026e2:	e001      	b.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026e4:	7cfb      	ldrb	r3, [r7, #19]
 80026e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 80a0 	beq.w	8002836 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026f6:	2300      	movs	r3, #0
 80026f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026fa:	4b47      	ldr	r3, [pc, #284]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002706:	2301      	movs	r3, #1
 8002708:	e000      	b.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800270a:	2300      	movs	r3, #0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d00d      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002710:	4b41      	ldr	r3, [pc, #260]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002714:	4a40      	ldr	r2, [pc, #256]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002716:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800271a:	6593      	str	r3, [r2, #88]	; 0x58
 800271c:	4b3e      	ldr	r3, [pc, #248]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800271e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002724:	60bb      	str	r3, [r7, #8]
 8002726:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002728:	2301      	movs	r3, #1
 800272a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800272c:	4b3b      	ldr	r3, [pc, #236]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a3a      	ldr	r2, [pc, #232]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002732:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002736:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002738:	f7fe fdb0 	bl	800129c <HAL_GetTick>
 800273c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800273e:	e009      	b.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002740:	f7fe fdac 	bl	800129c <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d902      	bls.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	74fb      	strb	r3, [r7, #19]
        break;
 8002752:	e005      	b.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002754:	4b31      	ldr	r3, [pc, #196]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0ef      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002760:	7cfb      	ldrb	r3, [r7, #19]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d15c      	bne.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002766:	4b2c      	ldr	r3, [pc, #176]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800276c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002770:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d01f      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800277e:	697a      	ldr	r2, [r7, #20]
 8002780:	429a      	cmp	r2, r3
 8002782:	d019      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002784:	4b24      	ldr	r3, [pc, #144]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800278a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800278e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002790:	4b21      	ldr	r3, [pc, #132]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002792:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002796:	4a20      	ldr	r2, [pc, #128]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800279c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027a0:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027a6:	4a1c      	ldr	r2, [pc, #112]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027b0:	4a19      	ldr	r2, [pc, #100]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d016      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c2:	f7fe fd6b 	bl	800129c <HAL_GetTick>
 80027c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027c8:	e00b      	b.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ca:	f7fe fd67 	bl	800129c <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027d8:	4293      	cmp	r3, r2
 80027da:	d902      	bls.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	74fb      	strb	r3, [r7, #19]
            break;
 80027e0:	e006      	b.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027e2:	4b0d      	ldr	r3, [pc, #52]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d0ec      	beq.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80027f0:	7cfb      	ldrb	r3, [r7, #19]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10c      	bne.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027f6:	4b08      	ldr	r3, [pc, #32]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002806:	4904      	ldr	r1, [pc, #16]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002808:	4313      	orrs	r3, r2
 800280a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800280e:	e009      	b.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002810:	7cfb      	ldrb	r3, [r7, #19]
 8002812:	74bb      	strb	r3, [r7, #18]
 8002814:	e006      	b.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002816:	bf00      	nop
 8002818:	40021000 	.word	0x40021000
 800281c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002820:	7cfb      	ldrb	r3, [r7, #19]
 8002822:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002824:	7c7b      	ldrb	r3, [r7, #17]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d105      	bne.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800282a:	4b9e      	ldr	r3, [pc, #632]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800282c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800282e:	4a9d      	ldr	r2, [pc, #628]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002830:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002834:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b00      	cmp	r3, #0
 8002840:	d00a      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002842:	4b98      	ldr	r3, [pc, #608]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002848:	f023 0203 	bic.w	r2, r3, #3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002850:	4994      	ldr	r1, [pc, #592]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002852:	4313      	orrs	r3, r2
 8002854:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d00a      	beq.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002864:	4b8f      	ldr	r3, [pc, #572]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800286a:	f023 020c 	bic.w	r2, r3, #12
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002872:	498c      	ldr	r1, [pc, #560]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002874:	4313      	orrs	r3, r2
 8002876:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0304 	and.w	r3, r3, #4
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00a      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002886:	4b87      	ldr	r3, [pc, #540]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800288c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002894:	4983      	ldr	r1, [pc, #524]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002896:	4313      	orrs	r3, r2
 8002898:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0308 	and.w	r3, r3, #8
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d00a      	beq.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028a8:	4b7e      	ldr	r3, [pc, #504]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ae:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b6:	497b      	ldr	r1, [pc, #492]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028b8:	4313      	orrs	r3, r2
 80028ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0310 	and.w	r3, r3, #16
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00a      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028ca:	4b76      	ldr	r3, [pc, #472]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028d8:	4972      	ldr	r1, [pc, #456]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0320 	and.w	r3, r3, #32
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d00a      	beq.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028ec:	4b6d      	ldr	r3, [pc, #436]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fa:	496a      	ldr	r1, [pc, #424]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00a      	beq.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800290e:	4b65      	ldr	r3, [pc, #404]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002914:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800291c:	4961      	ldr	r1, [pc, #388]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800291e:	4313      	orrs	r3, r2
 8002920:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800292c:	2b00      	cmp	r3, #0
 800292e:	d00a      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002930:	4b5c      	ldr	r3, [pc, #368]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002936:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800293e:	4959      	ldr	r1, [pc, #356]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002940:	4313      	orrs	r3, r2
 8002942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00a      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002952:	4b54      	ldr	r3, [pc, #336]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002958:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002960:	4950      	ldr	r1, [pc, #320]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002962:	4313      	orrs	r3, r2
 8002964:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00a      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002974:	4b4b      	ldr	r3, [pc, #300]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800297a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002982:	4948      	ldr	r1, [pc, #288]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002984:	4313      	orrs	r3, r2
 8002986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00a      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002996:	4b43      	ldr	r3, [pc, #268]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a4:	493f      	ldr	r1, [pc, #252]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d028      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029b8:	4b3a      	ldr	r3, [pc, #232]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029c6:	4937      	ldr	r1, [pc, #220]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029d6:	d106      	bne.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029d8:	4b32      	ldr	r3, [pc, #200]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	4a31      	ldr	r2, [pc, #196]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029e2:	60d3      	str	r3, [r2, #12]
 80029e4:	e011      	b.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029ee:	d10c      	bne.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3304      	adds	r3, #4
 80029f4:	2101      	movs	r1, #1
 80029f6:	4618      	mov	r0, r3
 80029f8:	f000 f8c8 	bl	8002b8c <RCCEx_PLLSAI1_Config>
 80029fc:	4603      	mov	r3, r0
 80029fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a00:	7cfb      	ldrb	r3, [r7, #19]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002a06:	7cfb      	ldrb	r3, [r7, #19]
 8002a08:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d028      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a16:	4b23      	ldr	r3, [pc, #140]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a1c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a24:	491f      	ldr	r1, [pc, #124]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a34:	d106      	bne.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a36:	4b1b      	ldr	r3, [pc, #108]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	4a1a      	ldr	r2, [pc, #104]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a40:	60d3      	str	r3, [r2, #12]
 8002a42:	e011      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a48:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a4c:	d10c      	bne.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	3304      	adds	r3, #4
 8002a52:	2101      	movs	r1, #1
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 f899 	bl	8002b8c <RCCEx_PLLSAI1_Config>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a5e:	7cfb      	ldrb	r3, [r7, #19]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002a64:	7cfb      	ldrb	r3, [r7, #19]
 8002a66:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d02b      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a74:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a7a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a82:	4908      	ldr	r1, [pc, #32]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a92:	d109      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a94:	4b03      	ldr	r3, [pc, #12]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	4a02      	ldr	r2, [pc, #8]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a9e:	60d3      	str	r3, [r2, #12]
 8002aa0:	e014      	b.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002aa2:	bf00      	nop
 8002aa4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ab0:	d10c      	bne.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	3304      	adds	r3, #4
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f000 f867 	bl	8002b8c <RCCEx_PLLSAI1_Config>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ac2:	7cfb      	ldrb	r3, [r7, #19]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002ac8:	7cfb      	ldrb	r3, [r7, #19]
 8002aca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d02f      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ad8:	4b2b      	ldr	r3, [pc, #172]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ade:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ae6:	4928      	ldr	r1, [pc, #160]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002af2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002af6:	d10d      	bne.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3304      	adds	r3, #4
 8002afc:	2102      	movs	r1, #2
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 f844 	bl	8002b8c <RCCEx_PLLSAI1_Config>
 8002b04:	4603      	mov	r3, r0
 8002b06:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b08:	7cfb      	ldrb	r3, [r7, #19]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d014      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b0e:	7cfb      	ldrb	r3, [r7, #19]
 8002b10:	74bb      	strb	r3, [r7, #18]
 8002b12:	e011      	b.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b1c:	d10c      	bne.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3320      	adds	r3, #32
 8002b22:	2102      	movs	r1, #2
 8002b24:	4618      	mov	r0, r3
 8002b26:	f000 f925 	bl	8002d74 <RCCEx_PLLSAI2_Config>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b2e:	7cfb      	ldrb	r3, [r7, #19]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b34:	7cfb      	ldrb	r3, [r7, #19]
 8002b36:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00a      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b44:	4b10      	ldr	r3, [pc, #64]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b4a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b52:	490d      	ldr	r1, [pc, #52]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00b      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b66:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b6c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b76:	4904      	ldr	r1, [pc, #16]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002b7e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	40021000 	.word	0x40021000

08002b8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b96:	2300      	movs	r3, #0
 8002b98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b9a:	4b75      	ldr	r3, [pc, #468]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	f003 0303 	and.w	r3, r3, #3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d018      	beq.n	8002bd8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002ba6:	4b72      	ldr	r3, [pc, #456]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	f003 0203 	and.w	r2, r3, #3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d10d      	bne.n	8002bd2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
       ||
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002bbe:	4b6c      	ldr	r3, [pc, #432]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	091b      	lsrs	r3, r3, #4
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	1c5a      	adds	r2, r3, #1
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
       ||
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d047      	beq.n	8002c62 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	73fb      	strb	r3, [r7, #15]
 8002bd6:	e044      	b.n	8002c62 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2b03      	cmp	r3, #3
 8002bde:	d018      	beq.n	8002c12 <RCCEx_PLLSAI1_Config+0x86>
 8002be0:	2b03      	cmp	r3, #3
 8002be2:	d825      	bhi.n	8002c30 <RCCEx_PLLSAI1_Config+0xa4>
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d002      	beq.n	8002bee <RCCEx_PLLSAI1_Config+0x62>
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d009      	beq.n	8002c00 <RCCEx_PLLSAI1_Config+0x74>
 8002bec:	e020      	b.n	8002c30 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002bee:	4b60      	ldr	r3, [pc, #384]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d11d      	bne.n	8002c36 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bfe:	e01a      	b.n	8002c36 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c00:	4b5b      	ldr	r3, [pc, #364]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d116      	bne.n	8002c3a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c10:	e013      	b.n	8002c3a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c12:	4b57      	ldr	r3, [pc, #348]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10f      	bne.n	8002c3e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c1e:	4b54      	ldr	r3, [pc, #336]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d109      	bne.n	8002c3e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c2e:	e006      	b.n	8002c3e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
      break;
 8002c34:	e004      	b.n	8002c40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c36:	bf00      	nop
 8002c38:	e002      	b.n	8002c40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c3a:	bf00      	nop
 8002c3c:	e000      	b.n	8002c40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c3e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c40:	7bfb      	ldrb	r3, [r7, #15]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10d      	bne.n	8002c62 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c46:	4b4a      	ldr	r3, [pc, #296]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6819      	ldr	r1, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	011b      	lsls	r3, r3, #4
 8002c5a:	430b      	orrs	r3, r1
 8002c5c:	4944      	ldr	r1, [pc, #272]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c62:	7bfb      	ldrb	r3, [r7, #15]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d17d      	bne.n	8002d64 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002c68:	4b41      	ldr	r3, [pc, #260]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a40      	ldr	r2, [pc, #256]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c6e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c74:	f7fe fb12 	bl	800129c <HAL_GetTick>
 8002c78:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002c7a:	e009      	b.n	8002c90 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c7c:	f7fe fb0e 	bl	800129c <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d902      	bls.n	8002c90 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	73fb      	strb	r3, [r7, #15]
        break;
 8002c8e:	e005      	b.n	8002c9c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002c90:	4b37      	ldr	r3, [pc, #220]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1ef      	bne.n	8002c7c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d160      	bne.n	8002d64 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d111      	bne.n	8002ccc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ca8:	4b31      	ldr	r3, [pc, #196]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002cb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6892      	ldr	r2, [r2, #8]
 8002cb8:	0211      	lsls	r1, r2, #8
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	68d2      	ldr	r2, [r2, #12]
 8002cbe:	0912      	lsrs	r2, r2, #4
 8002cc0:	0452      	lsls	r2, r2, #17
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	492a      	ldr	r1, [pc, #168]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	610b      	str	r3, [r1, #16]
 8002cca:	e027      	b.n	8002d1c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d112      	bne.n	8002cf8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cd2:	4b27      	ldr	r3, [pc, #156]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002cda:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6892      	ldr	r2, [r2, #8]
 8002ce2:	0211      	lsls	r1, r2, #8
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	6912      	ldr	r2, [r2, #16]
 8002ce8:	0852      	lsrs	r2, r2, #1
 8002cea:	3a01      	subs	r2, #1
 8002cec:	0552      	lsls	r2, r2, #21
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	491f      	ldr	r1, [pc, #124]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	610b      	str	r3, [r1, #16]
 8002cf6:	e011      	b.n	8002d1c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cf8:	4b1d      	ldr	r3, [pc, #116]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cfa:	691b      	ldr	r3, [r3, #16]
 8002cfc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d00:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6892      	ldr	r2, [r2, #8]
 8002d08:	0211      	lsls	r1, r2, #8
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6952      	ldr	r2, [r2, #20]
 8002d0e:	0852      	lsrs	r2, r2, #1
 8002d10:	3a01      	subs	r2, #1
 8002d12:	0652      	lsls	r2, r2, #25
 8002d14:	430a      	orrs	r2, r1
 8002d16:	4916      	ldr	r1, [pc, #88]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d1c:	4b14      	ldr	r3, [pc, #80]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a13      	ldr	r2, [pc, #76]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d22:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d26:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d28:	f7fe fab8 	bl	800129c <HAL_GetTick>
 8002d2c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d2e:	e009      	b.n	8002d44 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d30:	f7fe fab4 	bl	800129c <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d902      	bls.n	8002d44 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	73fb      	strb	r3, [r7, #15]
          break;
 8002d42:	e005      	b.n	8002d50 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d44:	4b0a      	ldr	r3, [pc, #40]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0ef      	beq.n	8002d30 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002d50:	7bfb      	ldrb	r3, [r7, #15]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d106      	bne.n	8002d64 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002d56:	4b06      	ldr	r3, [pc, #24]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d58:	691a      	ldr	r2, [r3, #16]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	4904      	ldr	r1, [pc, #16]	; (8002d70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40021000 	.word	0x40021000

08002d74 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002d82:	4b6a      	ldr	r3, [pc, #424]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	f003 0303 	and.w	r3, r3, #3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d018      	beq.n	8002dc0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002d8e:	4b67      	ldr	r3, [pc, #412]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	f003 0203 	and.w	r2, r3, #3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d10d      	bne.n	8002dba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
       ||
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d009      	beq.n	8002dba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002da6:	4b61      	ldr	r3, [pc, #388]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	091b      	lsrs	r3, r3, #4
 8002dac:	f003 0307 	and.w	r3, r3, #7
 8002db0:	1c5a      	adds	r2, r3, #1
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
       ||
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d047      	beq.n	8002e4a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	73fb      	strb	r3, [r7, #15]
 8002dbe:	e044      	b.n	8002e4a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b03      	cmp	r3, #3
 8002dc6:	d018      	beq.n	8002dfa <RCCEx_PLLSAI2_Config+0x86>
 8002dc8:	2b03      	cmp	r3, #3
 8002dca:	d825      	bhi.n	8002e18 <RCCEx_PLLSAI2_Config+0xa4>
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d002      	beq.n	8002dd6 <RCCEx_PLLSAI2_Config+0x62>
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d009      	beq.n	8002de8 <RCCEx_PLLSAI2_Config+0x74>
 8002dd4:	e020      	b.n	8002e18 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002dd6:	4b55      	ldr	r3, [pc, #340]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d11d      	bne.n	8002e1e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002de6:	e01a      	b.n	8002e1e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002de8:	4b50      	ldr	r3, [pc, #320]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d116      	bne.n	8002e22 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002df8:	e013      	b.n	8002e22 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002dfa:	4b4c      	ldr	r3, [pc, #304]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10f      	bne.n	8002e26 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e06:	4b49      	ldr	r3, [pc, #292]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d109      	bne.n	8002e26 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e16:	e006      	b.n	8002e26 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e1c:	e004      	b.n	8002e28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e1e:	bf00      	nop
 8002e20:	e002      	b.n	8002e28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e22:	bf00      	nop
 8002e24:	e000      	b.n	8002e28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e26:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e28:	7bfb      	ldrb	r3, [r7, #15]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10d      	bne.n	8002e4a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e2e:	4b3f      	ldr	r3, [pc, #252]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6819      	ldr	r1, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	430b      	orrs	r3, r1
 8002e44:	4939      	ldr	r1, [pc, #228]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d167      	bne.n	8002f20 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e50:	4b36      	ldr	r3, [pc, #216]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a35      	ldr	r2, [pc, #212]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e5c:	f7fe fa1e 	bl	800129c <HAL_GetTick>
 8002e60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e62:	e009      	b.n	8002e78 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e64:	f7fe fa1a 	bl	800129c <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d902      	bls.n	8002e78 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	73fb      	strb	r3, [r7, #15]
        break;
 8002e76:	e005      	b.n	8002e84 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e78:	4b2c      	ldr	r3, [pc, #176]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1ef      	bne.n	8002e64 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002e84:	7bfb      	ldrb	r3, [r7, #15]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d14a      	bne.n	8002f20 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d111      	bne.n	8002eb4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002e90:	4b26      	ldr	r3, [pc, #152]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002e98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	6892      	ldr	r2, [r2, #8]
 8002ea0:	0211      	lsls	r1, r2, #8
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	68d2      	ldr	r2, [r2, #12]
 8002ea6:	0912      	lsrs	r2, r2, #4
 8002ea8:	0452      	lsls	r2, r2, #17
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	491f      	ldr	r1, [pc, #124]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	614b      	str	r3, [r1, #20]
 8002eb2:	e011      	b.n	8002ed8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002eb4:	4b1d      	ldr	r3, [pc, #116]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002ebc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6892      	ldr	r2, [r2, #8]
 8002ec4:	0211      	lsls	r1, r2, #8
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	6912      	ldr	r2, [r2, #16]
 8002eca:	0852      	lsrs	r2, r2, #1
 8002ecc:	3a01      	subs	r2, #1
 8002ece:	0652      	lsls	r2, r2, #25
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	4916      	ldr	r1, [pc, #88]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ed8:	4b14      	ldr	r3, [pc, #80]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a13      	ldr	r2, [pc, #76]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ede:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ee2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee4:	f7fe f9da 	bl	800129c <HAL_GetTick>
 8002ee8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002eea:	e009      	b.n	8002f00 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002eec:	f7fe f9d6 	bl	800129c <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d902      	bls.n	8002f00 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	73fb      	strb	r3, [r7, #15]
          break;
 8002efe:	e005      	b.n	8002f0c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f00:	4b0a      	ldr	r3, [pc, #40]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d0ef      	beq.n	8002eec <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d106      	bne.n	8002f20 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f12:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f14:	695a      	ldr	r2, [r3, #20]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	695b      	ldr	r3, [r3, #20]
 8002f1a:	4904      	ldr	r1, [pc, #16]	; (8002f2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40021000 	.word	0x40021000

08002f30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e049      	b.n	8002fd6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7fd ff72 	bl	8000e40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2202      	movs	r2, #2
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4610      	mov	r0, r2
 8002f70:	f000 fcc8 	bl	8003904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
	...

08002fe0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d001      	beq.n	8002ff8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e047      	b.n	8003088 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a23      	ldr	r2, [pc, #140]	; (8003094 <HAL_TIM_Base_Start+0xb4>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d01d      	beq.n	8003046 <HAL_TIM_Base_Start+0x66>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003012:	d018      	beq.n	8003046 <HAL_TIM_Base_Start+0x66>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a1f      	ldr	r2, [pc, #124]	; (8003098 <HAL_TIM_Base_Start+0xb8>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d013      	beq.n	8003046 <HAL_TIM_Base_Start+0x66>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a1e      	ldr	r2, [pc, #120]	; (800309c <HAL_TIM_Base_Start+0xbc>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d00e      	beq.n	8003046 <HAL_TIM_Base_Start+0x66>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a1c      	ldr	r2, [pc, #112]	; (80030a0 <HAL_TIM_Base_Start+0xc0>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d009      	beq.n	8003046 <HAL_TIM_Base_Start+0x66>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a1b      	ldr	r2, [pc, #108]	; (80030a4 <HAL_TIM_Base_Start+0xc4>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d004      	beq.n	8003046 <HAL_TIM_Base_Start+0x66>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a19      	ldr	r2, [pc, #100]	; (80030a8 <HAL_TIM_Base_Start+0xc8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d115      	bne.n	8003072 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	4b17      	ldr	r3, [pc, #92]	; (80030ac <HAL_TIM_Base_Start+0xcc>)
 800304e:	4013      	ands	r3, r2
 8003050:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2b06      	cmp	r3, #6
 8003056:	d015      	beq.n	8003084 <HAL_TIM_Base_Start+0xa4>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800305e:	d011      	beq.n	8003084 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003070:	e008      	b.n	8003084 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f042 0201 	orr.w	r2, r2, #1
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	e000      	b.n	8003086 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003084:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	40012c00 	.word	0x40012c00
 8003098:	40000400 	.word	0x40000400
 800309c:	40000800 	.word	0x40000800
 80030a0:	40000c00 	.word	0x40000c00
 80030a4:	40013400 	.word	0x40013400
 80030a8:	40014000 	.word	0x40014000
 80030ac:	00010007 	.word	0x00010007

080030b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d001      	beq.n	80030c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e04f      	b.n	8003168 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2202      	movs	r2, #2
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f042 0201 	orr.w	r2, r2, #1
 80030de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a23      	ldr	r2, [pc, #140]	; (8003174 <HAL_TIM_Base_Start_IT+0xc4>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d01d      	beq.n	8003126 <HAL_TIM_Base_Start_IT+0x76>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030f2:	d018      	beq.n	8003126 <HAL_TIM_Base_Start_IT+0x76>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a1f      	ldr	r2, [pc, #124]	; (8003178 <HAL_TIM_Base_Start_IT+0xc8>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d013      	beq.n	8003126 <HAL_TIM_Base_Start_IT+0x76>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a1e      	ldr	r2, [pc, #120]	; (800317c <HAL_TIM_Base_Start_IT+0xcc>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d00e      	beq.n	8003126 <HAL_TIM_Base_Start_IT+0x76>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a1c      	ldr	r2, [pc, #112]	; (8003180 <HAL_TIM_Base_Start_IT+0xd0>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d009      	beq.n	8003126 <HAL_TIM_Base_Start_IT+0x76>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a1b      	ldr	r2, [pc, #108]	; (8003184 <HAL_TIM_Base_Start_IT+0xd4>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d004      	beq.n	8003126 <HAL_TIM_Base_Start_IT+0x76>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a19      	ldr	r2, [pc, #100]	; (8003188 <HAL_TIM_Base_Start_IT+0xd8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d115      	bne.n	8003152 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	4b17      	ldr	r3, [pc, #92]	; (800318c <HAL_TIM_Base_Start_IT+0xdc>)
 800312e:	4013      	ands	r3, r2
 8003130:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2b06      	cmp	r3, #6
 8003136:	d015      	beq.n	8003164 <HAL_TIM_Base_Start_IT+0xb4>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800313e:	d011      	beq.n	8003164 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f042 0201 	orr.w	r2, r2, #1
 800314e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003150:	e008      	b.n	8003164 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f042 0201 	orr.w	r2, r2, #1
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	e000      	b.n	8003166 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003164:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3714      	adds	r7, #20
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr
 8003174:	40012c00 	.word	0x40012c00
 8003178:	40000400 	.word	0x40000400
 800317c:	40000800 	.word	0x40000800
 8003180:	40000c00 	.word	0x40000c00
 8003184:	40013400 	.word	0x40013400
 8003188:	40014000 	.word	0x40014000
 800318c:	00010007 	.word	0x00010007

08003190 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e049      	b.n	8003236 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d106      	bne.n	80031bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7fd fe22 	bl	8000e00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3304      	adds	r3, #4
 80031cc:	4619      	mov	r1, r3
 80031ce:	4610      	mov	r0, r2
 80031d0:	f000 fb98 	bl	8003904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
	...

08003240 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d109      	bne.n	8003264 <HAL_TIM_PWM_Start+0x24>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b01      	cmp	r3, #1
 800325a:	bf14      	ite	ne
 800325c:	2301      	movne	r3, #1
 800325e:	2300      	moveq	r3, #0
 8003260:	b2db      	uxtb	r3, r3
 8003262:	e03c      	b.n	80032de <HAL_TIM_PWM_Start+0x9e>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	2b04      	cmp	r3, #4
 8003268:	d109      	bne.n	800327e <HAL_TIM_PWM_Start+0x3e>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b01      	cmp	r3, #1
 8003274:	bf14      	ite	ne
 8003276:	2301      	movne	r3, #1
 8003278:	2300      	moveq	r3, #0
 800327a:	b2db      	uxtb	r3, r3
 800327c:	e02f      	b.n	80032de <HAL_TIM_PWM_Start+0x9e>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b08      	cmp	r3, #8
 8003282:	d109      	bne.n	8003298 <HAL_TIM_PWM_Start+0x58>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b01      	cmp	r3, #1
 800328e:	bf14      	ite	ne
 8003290:	2301      	movne	r3, #1
 8003292:	2300      	moveq	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	e022      	b.n	80032de <HAL_TIM_PWM_Start+0x9e>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	2b0c      	cmp	r3, #12
 800329c:	d109      	bne.n	80032b2 <HAL_TIM_PWM_Start+0x72>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	bf14      	ite	ne
 80032aa:	2301      	movne	r3, #1
 80032ac:	2300      	moveq	r3, #0
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	e015      	b.n	80032de <HAL_TIM_PWM_Start+0x9e>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	2b10      	cmp	r3, #16
 80032b6:	d109      	bne.n	80032cc <HAL_TIM_PWM_Start+0x8c>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	bf14      	ite	ne
 80032c4:	2301      	movne	r3, #1
 80032c6:	2300      	moveq	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	e008      	b.n	80032de <HAL_TIM_PWM_Start+0x9e>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	bf14      	ite	ne
 80032d8:	2301      	movne	r3, #1
 80032da:	2300      	moveq	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e09c      	b.n	8003420 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d104      	bne.n	80032f6 <HAL_TIM_PWM_Start+0xb6>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2202      	movs	r2, #2
 80032f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032f4:	e023      	b.n	800333e <HAL_TIM_PWM_Start+0xfe>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	2b04      	cmp	r3, #4
 80032fa:	d104      	bne.n	8003306 <HAL_TIM_PWM_Start+0xc6>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2202      	movs	r2, #2
 8003300:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003304:	e01b      	b.n	800333e <HAL_TIM_PWM_Start+0xfe>
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	2b08      	cmp	r3, #8
 800330a:	d104      	bne.n	8003316 <HAL_TIM_PWM_Start+0xd6>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003314:	e013      	b.n	800333e <HAL_TIM_PWM_Start+0xfe>
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	2b0c      	cmp	r3, #12
 800331a:	d104      	bne.n	8003326 <HAL_TIM_PWM_Start+0xe6>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003324:	e00b      	b.n	800333e <HAL_TIM_PWM_Start+0xfe>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2b10      	cmp	r3, #16
 800332a:	d104      	bne.n	8003336 <HAL_TIM_PWM_Start+0xf6>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2202      	movs	r2, #2
 8003330:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003334:	e003      	b.n	800333e <HAL_TIM_PWM_Start+0xfe>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2202      	movs	r2, #2
 800333a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2201      	movs	r2, #1
 8003344:	6839      	ldr	r1, [r7, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f000 fe4c 	bl	8003fe4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a35      	ldr	r2, [pc, #212]	; (8003428 <HAL_TIM_PWM_Start+0x1e8>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d013      	beq.n	800337e <HAL_TIM_PWM_Start+0x13e>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a34      	ldr	r2, [pc, #208]	; (800342c <HAL_TIM_PWM_Start+0x1ec>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d00e      	beq.n	800337e <HAL_TIM_PWM_Start+0x13e>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a32      	ldr	r2, [pc, #200]	; (8003430 <HAL_TIM_PWM_Start+0x1f0>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d009      	beq.n	800337e <HAL_TIM_PWM_Start+0x13e>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a31      	ldr	r2, [pc, #196]	; (8003434 <HAL_TIM_PWM_Start+0x1f4>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d004      	beq.n	800337e <HAL_TIM_PWM_Start+0x13e>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a2f      	ldr	r2, [pc, #188]	; (8003438 <HAL_TIM_PWM_Start+0x1f8>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d101      	bne.n	8003382 <HAL_TIM_PWM_Start+0x142>
 800337e:	2301      	movs	r3, #1
 8003380:	e000      	b.n	8003384 <HAL_TIM_PWM_Start+0x144>
 8003382:	2300      	movs	r3, #0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d007      	beq.n	8003398 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003396:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a22      	ldr	r2, [pc, #136]	; (8003428 <HAL_TIM_PWM_Start+0x1e8>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d01d      	beq.n	80033de <HAL_TIM_PWM_Start+0x19e>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033aa:	d018      	beq.n	80033de <HAL_TIM_PWM_Start+0x19e>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a22      	ldr	r2, [pc, #136]	; (800343c <HAL_TIM_PWM_Start+0x1fc>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d013      	beq.n	80033de <HAL_TIM_PWM_Start+0x19e>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a21      	ldr	r2, [pc, #132]	; (8003440 <HAL_TIM_PWM_Start+0x200>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d00e      	beq.n	80033de <HAL_TIM_PWM_Start+0x19e>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a1f      	ldr	r2, [pc, #124]	; (8003444 <HAL_TIM_PWM_Start+0x204>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d009      	beq.n	80033de <HAL_TIM_PWM_Start+0x19e>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a17      	ldr	r2, [pc, #92]	; (800342c <HAL_TIM_PWM_Start+0x1ec>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d004      	beq.n	80033de <HAL_TIM_PWM_Start+0x19e>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a15      	ldr	r2, [pc, #84]	; (8003430 <HAL_TIM_PWM_Start+0x1f0>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d115      	bne.n	800340a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	4b18      	ldr	r3, [pc, #96]	; (8003448 <HAL_TIM_PWM_Start+0x208>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2b06      	cmp	r3, #6
 80033ee:	d015      	beq.n	800341c <HAL_TIM_PWM_Start+0x1dc>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f6:	d011      	beq.n	800341c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0201 	orr.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003408:	e008      	b.n	800341c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f042 0201 	orr.w	r2, r2, #1
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	e000      	b.n	800341e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800341c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40012c00 	.word	0x40012c00
 800342c:	40013400 	.word	0x40013400
 8003430:	40014000 	.word	0x40014000
 8003434:	40014400 	.word	0x40014400
 8003438:	40014800 	.word	0x40014800
 800343c:	40000400 	.word	0x40000400
 8003440:	40000800 	.word	0x40000800
 8003444:	40000c00 	.word	0x40000c00
 8003448:	00010007 	.word	0x00010007

0800344c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b02      	cmp	r3, #2
 8003460:	d122      	bne.n	80034a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b02      	cmp	r3, #2
 800346e:	d11b      	bne.n	80034a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f06f 0202 	mvn.w	r2, #2
 8003478:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2201      	movs	r2, #1
 800347e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f003 0303 	and.w	r3, r3, #3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 fa1a 	bl	80038c8 <HAL_TIM_IC_CaptureCallback>
 8003494:	e005      	b.n	80034a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 fa0c 	bl	80038b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f000 fa1d 	bl	80038dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	f003 0304 	and.w	r3, r3, #4
 80034b2:	2b04      	cmp	r3, #4
 80034b4:	d122      	bne.n	80034fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f003 0304 	and.w	r3, r3, #4
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d11b      	bne.n	80034fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f06f 0204 	mvn.w	r2, #4
 80034cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2202      	movs	r2, #2
 80034d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f9f0 	bl	80038c8 <HAL_TIM_IC_CaptureCallback>
 80034e8:	e005      	b.n	80034f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f9e2 	bl	80038b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 f9f3 	bl	80038dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	f003 0308 	and.w	r3, r3, #8
 8003506:	2b08      	cmp	r3, #8
 8003508:	d122      	bne.n	8003550 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b08      	cmp	r3, #8
 8003516:	d11b      	bne.n	8003550 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0208 	mvn.w	r2, #8
 8003520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2204      	movs	r2, #4
 8003526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	f003 0303 	and.w	r3, r3, #3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 f9c6 	bl	80038c8 <HAL_TIM_IC_CaptureCallback>
 800353c:	e005      	b.n	800354a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f9b8 	bl	80038b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f000 f9c9 	bl	80038dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	f003 0310 	and.w	r3, r3, #16
 800355a:	2b10      	cmp	r3, #16
 800355c:	d122      	bne.n	80035a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f003 0310 	and.w	r3, r3, #16
 8003568:	2b10      	cmp	r3, #16
 800356a:	d11b      	bne.n	80035a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f06f 0210 	mvn.w	r2, #16
 8003574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2208      	movs	r2, #8
 800357a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 f99c 	bl	80038c8 <HAL_TIM_IC_CaptureCallback>
 8003590:	e005      	b.n	800359e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f98e 	bl	80038b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 f99f 	bl	80038dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d10e      	bne.n	80035d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d107      	bne.n	80035d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f06f 0201 	mvn.w	r2, #1
 80035c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7fd f922 	bl	8000814 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035da:	2b80      	cmp	r3, #128	; 0x80
 80035dc:	d10e      	bne.n	80035fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035e8:	2b80      	cmp	r3, #128	; 0x80
 80035ea:	d107      	bne.n	80035fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 fdac 	bl	8004154 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003606:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800360a:	d10e      	bne.n	800362a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003616:	2b80      	cmp	r3, #128	; 0x80
 8003618:	d107      	bne.n	800362a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 fd9f 	bl	8004168 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003634:	2b40      	cmp	r3, #64	; 0x40
 8003636:	d10e      	bne.n	8003656 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003642:	2b40      	cmp	r3, #64	; 0x40
 8003644:	d107      	bne.n	8003656 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800364e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 f94d 	bl	80038f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	f003 0320 	and.w	r3, r3, #32
 8003660:	2b20      	cmp	r3, #32
 8003662:	d10e      	bne.n	8003682 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	f003 0320 	and.w	r3, r3, #32
 800366e:	2b20      	cmp	r3, #32
 8003670:	d107      	bne.n	8003682 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f06f 0220 	mvn.w	r2, #32
 800367a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 fd5f 	bl	8004140 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003682:	bf00      	nop
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
	...

0800368c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b086      	sub	sp, #24
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003698:	2300      	movs	r3, #0
 800369a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d101      	bne.n	80036aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80036a6:	2302      	movs	r3, #2
 80036a8:	e0ff      	b.n	80038aa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b14      	cmp	r3, #20
 80036b6:	f200 80f0 	bhi.w	800389a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80036ba:	a201      	add	r2, pc, #4	; (adr r2, 80036c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80036bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c0:	08003715 	.word	0x08003715
 80036c4:	0800389b 	.word	0x0800389b
 80036c8:	0800389b 	.word	0x0800389b
 80036cc:	0800389b 	.word	0x0800389b
 80036d0:	08003755 	.word	0x08003755
 80036d4:	0800389b 	.word	0x0800389b
 80036d8:	0800389b 	.word	0x0800389b
 80036dc:	0800389b 	.word	0x0800389b
 80036e0:	08003797 	.word	0x08003797
 80036e4:	0800389b 	.word	0x0800389b
 80036e8:	0800389b 	.word	0x0800389b
 80036ec:	0800389b 	.word	0x0800389b
 80036f0:	080037d7 	.word	0x080037d7
 80036f4:	0800389b 	.word	0x0800389b
 80036f8:	0800389b 	.word	0x0800389b
 80036fc:	0800389b 	.word	0x0800389b
 8003700:	08003819 	.word	0x08003819
 8003704:	0800389b 	.word	0x0800389b
 8003708:	0800389b 	.word	0x0800389b
 800370c:	0800389b 	.word	0x0800389b
 8003710:	08003859 	.word	0x08003859
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68b9      	ldr	r1, [r7, #8]
 800371a:	4618      	mov	r0, r3
 800371c:	f000 f98c 	bl	8003a38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	699a      	ldr	r2, [r3, #24]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 0208 	orr.w	r2, r2, #8
 800372e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699a      	ldr	r2, [r3, #24]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f022 0204 	bic.w	r2, r2, #4
 800373e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6999      	ldr	r1, [r3, #24]
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	691a      	ldr	r2, [r3, #16]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	619a      	str	r2, [r3, #24]
      break;
 8003752:	e0a5      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68b9      	ldr	r1, [r7, #8]
 800375a:	4618      	mov	r0, r3
 800375c:	f000 f9fc 	bl	8003b58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	699a      	ldr	r2, [r3, #24]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800376e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	699a      	ldr	r2, [r3, #24]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800377e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6999      	ldr	r1, [r3, #24]
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	021a      	lsls	r2, r3, #8
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	430a      	orrs	r2, r1
 8003792:	619a      	str	r2, [r3, #24]
      break;
 8003794:	e084      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68b9      	ldr	r1, [r7, #8]
 800379c:	4618      	mov	r0, r3
 800379e:	f000 fa65 	bl	8003c6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	69da      	ldr	r2, [r3, #28]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f042 0208 	orr.w	r2, r2, #8
 80037b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	69da      	ldr	r2, [r3, #28]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0204 	bic.w	r2, r2, #4
 80037c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	69d9      	ldr	r1, [r3, #28]
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	691a      	ldr	r2, [r3, #16]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	61da      	str	r2, [r3, #28]
      break;
 80037d4:	e064      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68b9      	ldr	r1, [r7, #8]
 80037dc:	4618      	mov	r0, r3
 80037de:	f000 facd 	bl	8003d7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	69da      	ldr	r2, [r3, #28]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	69da      	ldr	r2, [r3, #28]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003800:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	69d9      	ldr	r1, [r3, #28]
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	021a      	lsls	r2, r3, #8
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	61da      	str	r2, [r3, #28]
      break;
 8003816:	e043      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68b9      	ldr	r1, [r7, #8]
 800381e:	4618      	mov	r0, r3
 8003820:	f000 fb16 	bl	8003e50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0208 	orr.w	r2, r2, #8
 8003832:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0204 	bic.w	r2, r2, #4
 8003842:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	691a      	ldr	r2, [r3, #16]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003856:	e023      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68b9      	ldr	r1, [r7, #8]
 800385e:	4618      	mov	r0, r3
 8003860:	f000 fb5a 	bl	8003f18 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003872:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003882:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	021a      	lsls	r2, r3, #8
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003898:	e002      	b.n	80038a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	75fb      	strb	r3, [r7, #23]
      break;
 800389e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80038a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3718      	adds	r7, #24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop

080038b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a40      	ldr	r2, [pc, #256]	; (8003a18 <TIM_Base_SetConfig+0x114>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d013      	beq.n	8003944 <TIM_Base_SetConfig+0x40>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003922:	d00f      	beq.n	8003944 <TIM_Base_SetConfig+0x40>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a3d      	ldr	r2, [pc, #244]	; (8003a1c <TIM_Base_SetConfig+0x118>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d00b      	beq.n	8003944 <TIM_Base_SetConfig+0x40>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a3c      	ldr	r2, [pc, #240]	; (8003a20 <TIM_Base_SetConfig+0x11c>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d007      	beq.n	8003944 <TIM_Base_SetConfig+0x40>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a3b      	ldr	r2, [pc, #236]	; (8003a24 <TIM_Base_SetConfig+0x120>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d003      	beq.n	8003944 <TIM_Base_SetConfig+0x40>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a3a      	ldr	r2, [pc, #232]	; (8003a28 <TIM_Base_SetConfig+0x124>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d108      	bne.n	8003956 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800394a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	4313      	orrs	r3, r2
 8003954:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a2f      	ldr	r2, [pc, #188]	; (8003a18 <TIM_Base_SetConfig+0x114>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d01f      	beq.n	800399e <TIM_Base_SetConfig+0x9a>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003964:	d01b      	beq.n	800399e <TIM_Base_SetConfig+0x9a>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a2c      	ldr	r2, [pc, #176]	; (8003a1c <TIM_Base_SetConfig+0x118>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d017      	beq.n	800399e <TIM_Base_SetConfig+0x9a>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a2b      	ldr	r2, [pc, #172]	; (8003a20 <TIM_Base_SetConfig+0x11c>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d013      	beq.n	800399e <TIM_Base_SetConfig+0x9a>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a2a      	ldr	r2, [pc, #168]	; (8003a24 <TIM_Base_SetConfig+0x120>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d00f      	beq.n	800399e <TIM_Base_SetConfig+0x9a>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a29      	ldr	r2, [pc, #164]	; (8003a28 <TIM_Base_SetConfig+0x124>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00b      	beq.n	800399e <TIM_Base_SetConfig+0x9a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a28      	ldr	r2, [pc, #160]	; (8003a2c <TIM_Base_SetConfig+0x128>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d007      	beq.n	800399e <TIM_Base_SetConfig+0x9a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a27      	ldr	r2, [pc, #156]	; (8003a30 <TIM_Base_SetConfig+0x12c>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d003      	beq.n	800399e <TIM_Base_SetConfig+0x9a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a26      	ldr	r2, [pc, #152]	; (8003a34 <TIM_Base_SetConfig+0x130>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d108      	bne.n	80039b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a10      	ldr	r2, [pc, #64]	; (8003a18 <TIM_Base_SetConfig+0x114>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d00f      	beq.n	80039fc <TIM_Base_SetConfig+0xf8>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a12      	ldr	r2, [pc, #72]	; (8003a28 <TIM_Base_SetConfig+0x124>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d00b      	beq.n	80039fc <TIM_Base_SetConfig+0xf8>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a11      	ldr	r2, [pc, #68]	; (8003a2c <TIM_Base_SetConfig+0x128>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d007      	beq.n	80039fc <TIM_Base_SetConfig+0xf8>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a10      	ldr	r2, [pc, #64]	; (8003a30 <TIM_Base_SetConfig+0x12c>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d003      	beq.n	80039fc <TIM_Base_SetConfig+0xf8>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a0f      	ldr	r2, [pc, #60]	; (8003a34 <TIM_Base_SetConfig+0x130>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d103      	bne.n	8003a04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	615a      	str	r2, [r3, #20]
}
 8003a0a:	bf00      	nop
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40012c00 	.word	0x40012c00
 8003a1c:	40000400 	.word	0x40000400
 8003a20:	40000800 	.word	0x40000800
 8003a24:	40000c00 	.word	0x40000c00
 8003a28:	40013400 	.word	0x40013400
 8003a2c:	40014000 	.word	0x40014000
 8003a30:	40014400 	.word	0x40014400
 8003a34:	40014800 	.word	0x40014800

08003a38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b087      	sub	sp, #28
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a1b      	ldr	r3, [r3, #32]
 8003a46:	f023 0201 	bic.w	r2, r3, #1
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a1b      	ldr	r3, [r3, #32]
 8003a52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f023 0303 	bic.w	r3, r3, #3
 8003a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f023 0302 	bic.w	r3, r3, #2
 8003a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a2c      	ldr	r2, [pc, #176]	; (8003b44 <TIM_OC1_SetConfig+0x10c>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d00f      	beq.n	8003ab8 <TIM_OC1_SetConfig+0x80>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a2b      	ldr	r2, [pc, #172]	; (8003b48 <TIM_OC1_SetConfig+0x110>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d00b      	beq.n	8003ab8 <TIM_OC1_SetConfig+0x80>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4a2a      	ldr	r2, [pc, #168]	; (8003b4c <TIM_OC1_SetConfig+0x114>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d007      	beq.n	8003ab8 <TIM_OC1_SetConfig+0x80>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a29      	ldr	r2, [pc, #164]	; (8003b50 <TIM_OC1_SetConfig+0x118>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d003      	beq.n	8003ab8 <TIM_OC1_SetConfig+0x80>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a28      	ldr	r2, [pc, #160]	; (8003b54 <TIM_OC1_SetConfig+0x11c>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d10c      	bne.n	8003ad2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f023 0308 	bic.w	r3, r3, #8
 8003abe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	697a      	ldr	r2, [r7, #20]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f023 0304 	bic.w	r3, r3, #4
 8003ad0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a1b      	ldr	r2, [pc, #108]	; (8003b44 <TIM_OC1_SetConfig+0x10c>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d00f      	beq.n	8003afa <TIM_OC1_SetConfig+0xc2>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a1a      	ldr	r2, [pc, #104]	; (8003b48 <TIM_OC1_SetConfig+0x110>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d00b      	beq.n	8003afa <TIM_OC1_SetConfig+0xc2>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a19      	ldr	r2, [pc, #100]	; (8003b4c <TIM_OC1_SetConfig+0x114>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d007      	beq.n	8003afa <TIM_OC1_SetConfig+0xc2>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a18      	ldr	r2, [pc, #96]	; (8003b50 <TIM_OC1_SetConfig+0x118>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d003      	beq.n	8003afa <TIM_OC1_SetConfig+0xc2>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a17      	ldr	r2, [pc, #92]	; (8003b54 <TIM_OC1_SetConfig+0x11c>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d111      	bne.n	8003b1e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	685a      	ldr	r2, [r3, #4]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	697a      	ldr	r2, [r7, #20]
 8003b36:	621a      	str	r2, [r3, #32]
}
 8003b38:	bf00      	nop
 8003b3a:	371c      	adds	r7, #28
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr
 8003b44:	40012c00 	.word	0x40012c00
 8003b48:	40013400 	.word	0x40013400
 8003b4c:	40014000 	.word	0x40014000
 8003b50:	40014400 	.word	0x40014400
 8003b54:	40014800 	.word	0x40014800

08003b58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b087      	sub	sp, #28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	f023 0210 	bic.w	r2, r3, #16
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f023 0320 	bic.w	r3, r3, #32
 8003ba6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a28      	ldr	r2, [pc, #160]	; (8003c58 <TIM_OC2_SetConfig+0x100>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d003      	beq.n	8003bc4 <TIM_OC2_SetConfig+0x6c>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a27      	ldr	r2, [pc, #156]	; (8003c5c <TIM_OC2_SetConfig+0x104>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d10d      	bne.n	8003be0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	011b      	lsls	r3, r3, #4
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bde:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a1d      	ldr	r2, [pc, #116]	; (8003c58 <TIM_OC2_SetConfig+0x100>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d00f      	beq.n	8003c08 <TIM_OC2_SetConfig+0xb0>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a1c      	ldr	r2, [pc, #112]	; (8003c5c <TIM_OC2_SetConfig+0x104>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d00b      	beq.n	8003c08 <TIM_OC2_SetConfig+0xb0>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a1b      	ldr	r2, [pc, #108]	; (8003c60 <TIM_OC2_SetConfig+0x108>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d007      	beq.n	8003c08 <TIM_OC2_SetConfig+0xb0>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a1a      	ldr	r2, [pc, #104]	; (8003c64 <TIM_OC2_SetConfig+0x10c>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d003      	beq.n	8003c08 <TIM_OC2_SetConfig+0xb0>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a19      	ldr	r2, [pc, #100]	; (8003c68 <TIM_OC2_SetConfig+0x110>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d113      	bne.n	8003c30 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	621a      	str	r2, [r3, #32]
}
 8003c4a:	bf00      	nop
 8003c4c:	371c      	adds	r7, #28
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	40012c00 	.word	0x40012c00
 8003c5c:	40013400 	.word	0x40013400
 8003c60:	40014000 	.word	0x40014000
 8003c64:	40014400 	.word	0x40014400
 8003c68:	40014800 	.word	0x40014800

08003c6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b087      	sub	sp, #28
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a1b      	ldr	r3, [r3, #32]
 8003c7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f023 0303 	bic.w	r3, r3, #3
 8003ca6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003cb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	021b      	lsls	r3, r3, #8
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a27      	ldr	r2, [pc, #156]	; (8003d68 <TIM_OC3_SetConfig+0xfc>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d003      	beq.n	8003cd6 <TIM_OC3_SetConfig+0x6a>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a26      	ldr	r2, [pc, #152]	; (8003d6c <TIM_OC3_SetConfig+0x100>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d10d      	bne.n	8003cf2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	021b      	lsls	r3, r3, #8
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a1c      	ldr	r2, [pc, #112]	; (8003d68 <TIM_OC3_SetConfig+0xfc>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d00f      	beq.n	8003d1a <TIM_OC3_SetConfig+0xae>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a1b      	ldr	r2, [pc, #108]	; (8003d6c <TIM_OC3_SetConfig+0x100>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d00b      	beq.n	8003d1a <TIM_OC3_SetConfig+0xae>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a1a      	ldr	r2, [pc, #104]	; (8003d70 <TIM_OC3_SetConfig+0x104>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d007      	beq.n	8003d1a <TIM_OC3_SetConfig+0xae>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a19      	ldr	r2, [pc, #100]	; (8003d74 <TIM_OC3_SetConfig+0x108>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d003      	beq.n	8003d1a <TIM_OC3_SetConfig+0xae>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a18      	ldr	r2, [pc, #96]	; (8003d78 <TIM_OC3_SetConfig+0x10c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d113      	bne.n	8003d42 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	011b      	lsls	r3, r3, #4
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	011b      	lsls	r3, r3, #4
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	697a      	ldr	r2, [r7, #20]
 8003d5a:	621a      	str	r2, [r3, #32]
}
 8003d5c:	bf00      	nop
 8003d5e:	371c      	adds	r7, #28
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	40012c00 	.word	0x40012c00
 8003d6c:	40013400 	.word	0x40013400
 8003d70:	40014000 	.word	0x40014000
 8003d74:	40014400 	.word	0x40014400
 8003d78:	40014800 	.word	0x40014800

08003d7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b087      	sub	sp, #28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003daa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	021b      	lsls	r3, r3, #8
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003dca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	031b      	lsls	r3, r3, #12
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a18      	ldr	r2, [pc, #96]	; (8003e3c <TIM_OC4_SetConfig+0xc0>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d00f      	beq.n	8003e00 <TIM_OC4_SetConfig+0x84>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a17      	ldr	r2, [pc, #92]	; (8003e40 <TIM_OC4_SetConfig+0xc4>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d00b      	beq.n	8003e00 <TIM_OC4_SetConfig+0x84>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a16      	ldr	r2, [pc, #88]	; (8003e44 <TIM_OC4_SetConfig+0xc8>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d007      	beq.n	8003e00 <TIM_OC4_SetConfig+0x84>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a15      	ldr	r2, [pc, #84]	; (8003e48 <TIM_OC4_SetConfig+0xcc>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d003      	beq.n	8003e00 <TIM_OC4_SetConfig+0x84>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a14      	ldr	r2, [pc, #80]	; (8003e4c <TIM_OC4_SetConfig+0xd0>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d109      	bne.n	8003e14 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	019b      	lsls	r3, r3, #6
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685a      	ldr	r2, [r3, #4]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	621a      	str	r2, [r3, #32]
}
 8003e2e:	bf00      	nop
 8003e30:	371c      	adds	r7, #28
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	40012c00 	.word	0x40012c00
 8003e40:	40013400 	.word	0x40013400
 8003e44:	40014000 	.word	0x40014000
 8003e48:	40014400 	.word	0x40014400
 8003e4c:	40014800 	.word	0x40014800

08003e50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003e94:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	041b      	lsls	r3, r3, #16
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a17      	ldr	r2, [pc, #92]	; (8003f04 <TIM_OC5_SetConfig+0xb4>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00f      	beq.n	8003eca <TIM_OC5_SetConfig+0x7a>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a16      	ldr	r2, [pc, #88]	; (8003f08 <TIM_OC5_SetConfig+0xb8>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d00b      	beq.n	8003eca <TIM_OC5_SetConfig+0x7a>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a15      	ldr	r2, [pc, #84]	; (8003f0c <TIM_OC5_SetConfig+0xbc>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d007      	beq.n	8003eca <TIM_OC5_SetConfig+0x7a>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a14      	ldr	r2, [pc, #80]	; (8003f10 <TIM_OC5_SetConfig+0xc0>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d003      	beq.n	8003eca <TIM_OC5_SetConfig+0x7a>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a13      	ldr	r2, [pc, #76]	; (8003f14 <TIM_OC5_SetConfig+0xc4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d109      	bne.n	8003ede <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ed0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	021b      	lsls	r3, r3, #8
 8003ed8:	697a      	ldr	r2, [r7, #20]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685a      	ldr	r2, [r3, #4]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	621a      	str	r2, [r3, #32]
}
 8003ef8:	bf00      	nop
 8003efa:	371c      	adds	r7, #28
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr
 8003f04:	40012c00 	.word	0x40012c00
 8003f08:	40013400 	.word	0x40013400
 8003f0c:	40014000 	.word	0x40014000
 8003f10:	40014400 	.word	0x40014400
 8003f14:	40014800 	.word	0x40014800

08003f18 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b087      	sub	sp, #28
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	021b      	lsls	r3, r3, #8
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003f5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	051b      	lsls	r3, r3, #20
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a18      	ldr	r2, [pc, #96]	; (8003fd0 <TIM_OC6_SetConfig+0xb8>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d00f      	beq.n	8003f94 <TIM_OC6_SetConfig+0x7c>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a17      	ldr	r2, [pc, #92]	; (8003fd4 <TIM_OC6_SetConfig+0xbc>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d00b      	beq.n	8003f94 <TIM_OC6_SetConfig+0x7c>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a16      	ldr	r2, [pc, #88]	; (8003fd8 <TIM_OC6_SetConfig+0xc0>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d007      	beq.n	8003f94 <TIM_OC6_SetConfig+0x7c>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a15      	ldr	r2, [pc, #84]	; (8003fdc <TIM_OC6_SetConfig+0xc4>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d003      	beq.n	8003f94 <TIM_OC6_SetConfig+0x7c>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a14      	ldr	r2, [pc, #80]	; (8003fe0 <TIM_OC6_SetConfig+0xc8>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d109      	bne.n	8003fa8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	695b      	ldr	r3, [r3, #20]
 8003fa0:	029b      	lsls	r3, r3, #10
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	621a      	str	r2, [r3, #32]
}
 8003fc2:	bf00      	nop
 8003fc4:	371c      	adds	r7, #28
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40012c00 	.word	0x40012c00
 8003fd4:	40013400 	.word	0x40013400
 8003fd8:	40014000 	.word	0x40014000
 8003fdc:	40014400 	.word	0x40014400
 8003fe0:	40014800 	.word	0x40014800

08003fe4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b087      	sub	sp, #28
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	f003 031f 	and.w	r3, r3, #31
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6a1a      	ldr	r2, [r3, #32]
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	43db      	mvns	r3, r3
 8004006:	401a      	ands	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6a1a      	ldr	r2, [r3, #32]
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	f003 031f 	and.w	r3, r3, #31
 8004016:	6879      	ldr	r1, [r7, #4]
 8004018:	fa01 f303 	lsl.w	r3, r1, r3
 800401c:	431a      	orrs	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	621a      	str	r2, [r3, #32]
}
 8004022:	bf00      	nop
 8004024:	371c      	adds	r7, #28
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
	...

08004030 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004040:	2b01      	cmp	r3, #1
 8004042:	d101      	bne.n	8004048 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004044:	2302      	movs	r3, #2
 8004046:	e068      	b.n	800411a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a2e      	ldr	r2, [pc, #184]	; (8004128 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d004      	beq.n	800407c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a2d      	ldr	r2, [pc, #180]	; (800412c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d108      	bne.n	800408e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004082:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	68fa      	ldr	r2, [r7, #12]
 800408a:	4313      	orrs	r3, r2
 800408c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004094:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	4313      	orrs	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a1e      	ldr	r2, [pc, #120]	; (8004128 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d01d      	beq.n	80040ee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ba:	d018      	beq.n	80040ee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a1b      	ldr	r2, [pc, #108]	; (8004130 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d013      	beq.n	80040ee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a1a      	ldr	r2, [pc, #104]	; (8004134 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d00e      	beq.n	80040ee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a18      	ldr	r2, [pc, #96]	; (8004138 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d009      	beq.n	80040ee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a13      	ldr	r2, [pc, #76]	; (800412c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d004      	beq.n	80040ee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a14      	ldr	r2, [pc, #80]	; (800413c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d10c      	bne.n	8004108 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	68ba      	ldr	r2, [r7, #8]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68ba      	ldr	r2, [r7, #8]
 8004106:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3714      	adds	r7, #20
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	40012c00 	.word	0x40012c00
 800412c:	40013400 	.word	0x40013400
 8004130:	40000400 	.word	0x40000400
 8004134:	40000800 	.word	0x40000800
 8004138:	40000c00 	.word	0x40000c00
 800413c:	40014000 	.word	0x40014000

08004140 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e040      	b.n	8004210 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004192:	2b00      	cmp	r3, #0
 8004194:	d106      	bne.n	80041a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f7fc feac 	bl	8000efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2224      	movs	r2, #36	; 0x24
 80041a8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0201 	bic.w	r2, r2, #1
 80041b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f8c0 	bl	8004340 <UART_SetConfig>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d101      	bne.n	80041ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e022      	b.n	8004210 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d002      	beq.n	80041d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 fb6c 	bl	80048b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	685a      	ldr	r2, [r3, #4]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80041e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	689a      	ldr	r2, [r3, #8]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80041f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0201 	orr.w	r2, r2, #1
 8004206:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 fbf3 	bl	80049f4 <UART_CheckIdleState>
 800420e:	4603      	mov	r3, r0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3708      	adds	r7, #8
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b08a      	sub	sp, #40	; 0x28
 800421c:	af02      	add	r7, sp, #8
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	603b      	str	r3, [r7, #0]
 8004224:	4613      	mov	r3, r2
 8004226:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800422c:	2b20      	cmp	r3, #32
 800422e:	f040 8082 	bne.w	8004336 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d002      	beq.n	800423e <HAL_UART_Transmit+0x26>
 8004238:	88fb      	ldrh	r3, [r7, #6]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e07a      	b.n	8004338 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_UART_Transmit+0x38>
 800424c:	2302      	movs	r3, #2
 800424e:	e073      	b.n	8004338 <HAL_UART_Transmit+0x120>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2221      	movs	r2, #33	; 0x21
 8004264:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004266:	f7fd f819 	bl	800129c <HAL_GetTick>
 800426a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	88fa      	ldrh	r2, [r7, #6]
 8004270:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	88fa      	ldrh	r2, [r7, #6]
 8004278:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004284:	d108      	bne.n	8004298 <HAL_UART_Transmit+0x80>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d104      	bne.n	8004298 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800428e:	2300      	movs	r3, #0
 8004290:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	61bb      	str	r3, [r7, #24]
 8004296:	e003      	b.n	80042a0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800429c:	2300      	movs	r3, #0
 800429e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80042a8:	e02d      	b.n	8004306 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	2200      	movs	r2, #0
 80042b2:	2180      	movs	r1, #128	; 0x80
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f000 fbe6 	bl	8004a86 <UART_WaitOnFlagUntilTimeout>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e039      	b.n	8004338 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d10b      	bne.n	80042e2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	881a      	ldrh	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042d6:	b292      	uxth	r2, r2
 80042d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	3302      	adds	r3, #2
 80042de:	61bb      	str	r3, [r7, #24]
 80042e0:	e008      	b.n	80042f4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	781a      	ldrb	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	b292      	uxth	r2, r2
 80042ec:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	3301      	adds	r3, #1
 80042f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	3b01      	subs	r3, #1
 80042fe:	b29a      	uxth	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800430c:	b29b      	uxth	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1cb      	bne.n	80042aa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	2200      	movs	r2, #0
 800431a:	2140      	movs	r1, #64	; 0x40
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f000 fbb2 	bl	8004a86 <UART_WaitOnFlagUntilTimeout>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d001      	beq.n	800432c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e005      	b.n	8004338 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2220      	movs	r2, #32
 8004330:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004332:	2300      	movs	r3, #0
 8004334:	e000      	b.n	8004338 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004336:	2302      	movs	r3, #2
  }
}
 8004338:	4618      	mov	r0, r3
 800433a:	3720      	adds	r7, #32
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004344:	b08a      	sub	sp, #40	; 0x28
 8004346:	af00      	add	r7, sp, #0
 8004348:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	431a      	orrs	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	431a      	orrs	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	69db      	ldr	r3, [r3, #28]
 8004364:	4313      	orrs	r3, r2
 8004366:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	4ba4      	ldr	r3, [pc, #656]	; (8004600 <UART_SetConfig+0x2c0>)
 8004370:	4013      	ands	r3, r2
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	6812      	ldr	r2, [r2, #0]
 8004376:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004378:	430b      	orrs	r3, r1
 800437a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	68da      	ldr	r2, [r3, #12]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a99      	ldr	r2, [pc, #612]	; (8004604 <UART_SetConfig+0x2c4>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d004      	beq.n	80043ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043a8:	4313      	orrs	r3, r2
 80043aa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043bc:	430a      	orrs	r2, r1
 80043be:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a90      	ldr	r2, [pc, #576]	; (8004608 <UART_SetConfig+0x2c8>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d126      	bne.n	8004418 <UART_SetConfig+0xd8>
 80043ca:	4b90      	ldr	r3, [pc, #576]	; (800460c <UART_SetConfig+0x2cc>)
 80043cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043d0:	f003 0303 	and.w	r3, r3, #3
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	d81b      	bhi.n	8004410 <UART_SetConfig+0xd0>
 80043d8:	a201      	add	r2, pc, #4	; (adr r2, 80043e0 <UART_SetConfig+0xa0>)
 80043da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043de:	bf00      	nop
 80043e0:	080043f1 	.word	0x080043f1
 80043e4:	08004401 	.word	0x08004401
 80043e8:	080043f9 	.word	0x080043f9
 80043ec:	08004409 	.word	0x08004409
 80043f0:	2301      	movs	r3, #1
 80043f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043f6:	e116      	b.n	8004626 <UART_SetConfig+0x2e6>
 80043f8:	2302      	movs	r3, #2
 80043fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043fe:	e112      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004400:	2304      	movs	r3, #4
 8004402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004406:	e10e      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004408:	2308      	movs	r3, #8
 800440a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800440e:	e10a      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004410:	2310      	movs	r3, #16
 8004412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004416:	e106      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a7c      	ldr	r2, [pc, #496]	; (8004610 <UART_SetConfig+0x2d0>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d138      	bne.n	8004494 <UART_SetConfig+0x154>
 8004422:	4b7a      	ldr	r3, [pc, #488]	; (800460c <UART_SetConfig+0x2cc>)
 8004424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004428:	f003 030c 	and.w	r3, r3, #12
 800442c:	2b0c      	cmp	r3, #12
 800442e:	d82d      	bhi.n	800448c <UART_SetConfig+0x14c>
 8004430:	a201      	add	r2, pc, #4	; (adr r2, 8004438 <UART_SetConfig+0xf8>)
 8004432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004436:	bf00      	nop
 8004438:	0800446d 	.word	0x0800446d
 800443c:	0800448d 	.word	0x0800448d
 8004440:	0800448d 	.word	0x0800448d
 8004444:	0800448d 	.word	0x0800448d
 8004448:	0800447d 	.word	0x0800447d
 800444c:	0800448d 	.word	0x0800448d
 8004450:	0800448d 	.word	0x0800448d
 8004454:	0800448d 	.word	0x0800448d
 8004458:	08004475 	.word	0x08004475
 800445c:	0800448d 	.word	0x0800448d
 8004460:	0800448d 	.word	0x0800448d
 8004464:	0800448d 	.word	0x0800448d
 8004468:	08004485 	.word	0x08004485
 800446c:	2300      	movs	r3, #0
 800446e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004472:	e0d8      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004474:	2302      	movs	r3, #2
 8004476:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800447a:	e0d4      	b.n	8004626 <UART_SetConfig+0x2e6>
 800447c:	2304      	movs	r3, #4
 800447e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004482:	e0d0      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004484:	2308      	movs	r3, #8
 8004486:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800448a:	e0cc      	b.n	8004626 <UART_SetConfig+0x2e6>
 800448c:	2310      	movs	r3, #16
 800448e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004492:	e0c8      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a5e      	ldr	r2, [pc, #376]	; (8004614 <UART_SetConfig+0x2d4>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d125      	bne.n	80044ea <UART_SetConfig+0x1aa>
 800449e:	4b5b      	ldr	r3, [pc, #364]	; (800460c <UART_SetConfig+0x2cc>)
 80044a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80044a8:	2b30      	cmp	r3, #48	; 0x30
 80044aa:	d016      	beq.n	80044da <UART_SetConfig+0x19a>
 80044ac:	2b30      	cmp	r3, #48	; 0x30
 80044ae:	d818      	bhi.n	80044e2 <UART_SetConfig+0x1a2>
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	d00a      	beq.n	80044ca <UART_SetConfig+0x18a>
 80044b4:	2b20      	cmp	r3, #32
 80044b6:	d814      	bhi.n	80044e2 <UART_SetConfig+0x1a2>
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d002      	beq.n	80044c2 <UART_SetConfig+0x182>
 80044bc:	2b10      	cmp	r3, #16
 80044be:	d008      	beq.n	80044d2 <UART_SetConfig+0x192>
 80044c0:	e00f      	b.n	80044e2 <UART_SetConfig+0x1a2>
 80044c2:	2300      	movs	r3, #0
 80044c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044c8:	e0ad      	b.n	8004626 <UART_SetConfig+0x2e6>
 80044ca:	2302      	movs	r3, #2
 80044cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044d0:	e0a9      	b.n	8004626 <UART_SetConfig+0x2e6>
 80044d2:	2304      	movs	r3, #4
 80044d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044d8:	e0a5      	b.n	8004626 <UART_SetConfig+0x2e6>
 80044da:	2308      	movs	r3, #8
 80044dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044e0:	e0a1      	b.n	8004626 <UART_SetConfig+0x2e6>
 80044e2:	2310      	movs	r3, #16
 80044e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044e8:	e09d      	b.n	8004626 <UART_SetConfig+0x2e6>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a4a      	ldr	r2, [pc, #296]	; (8004618 <UART_SetConfig+0x2d8>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d125      	bne.n	8004540 <UART_SetConfig+0x200>
 80044f4:	4b45      	ldr	r3, [pc, #276]	; (800460c <UART_SetConfig+0x2cc>)
 80044f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80044fe:	2bc0      	cmp	r3, #192	; 0xc0
 8004500:	d016      	beq.n	8004530 <UART_SetConfig+0x1f0>
 8004502:	2bc0      	cmp	r3, #192	; 0xc0
 8004504:	d818      	bhi.n	8004538 <UART_SetConfig+0x1f8>
 8004506:	2b80      	cmp	r3, #128	; 0x80
 8004508:	d00a      	beq.n	8004520 <UART_SetConfig+0x1e0>
 800450a:	2b80      	cmp	r3, #128	; 0x80
 800450c:	d814      	bhi.n	8004538 <UART_SetConfig+0x1f8>
 800450e:	2b00      	cmp	r3, #0
 8004510:	d002      	beq.n	8004518 <UART_SetConfig+0x1d8>
 8004512:	2b40      	cmp	r3, #64	; 0x40
 8004514:	d008      	beq.n	8004528 <UART_SetConfig+0x1e8>
 8004516:	e00f      	b.n	8004538 <UART_SetConfig+0x1f8>
 8004518:	2300      	movs	r3, #0
 800451a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800451e:	e082      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004520:	2302      	movs	r3, #2
 8004522:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004526:	e07e      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004528:	2304      	movs	r3, #4
 800452a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800452e:	e07a      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004530:	2308      	movs	r3, #8
 8004532:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004536:	e076      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004538:	2310      	movs	r3, #16
 800453a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800453e:	e072      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a35      	ldr	r2, [pc, #212]	; (800461c <UART_SetConfig+0x2dc>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d12a      	bne.n	80045a0 <UART_SetConfig+0x260>
 800454a:	4b30      	ldr	r3, [pc, #192]	; (800460c <UART_SetConfig+0x2cc>)
 800454c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004550:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004554:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004558:	d01a      	beq.n	8004590 <UART_SetConfig+0x250>
 800455a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800455e:	d81b      	bhi.n	8004598 <UART_SetConfig+0x258>
 8004560:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004564:	d00c      	beq.n	8004580 <UART_SetConfig+0x240>
 8004566:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800456a:	d815      	bhi.n	8004598 <UART_SetConfig+0x258>
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <UART_SetConfig+0x238>
 8004570:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004574:	d008      	beq.n	8004588 <UART_SetConfig+0x248>
 8004576:	e00f      	b.n	8004598 <UART_SetConfig+0x258>
 8004578:	2300      	movs	r3, #0
 800457a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800457e:	e052      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004580:	2302      	movs	r3, #2
 8004582:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004586:	e04e      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004588:	2304      	movs	r3, #4
 800458a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800458e:	e04a      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004590:	2308      	movs	r3, #8
 8004592:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004596:	e046      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004598:	2310      	movs	r3, #16
 800459a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800459e:	e042      	b.n	8004626 <UART_SetConfig+0x2e6>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a17      	ldr	r2, [pc, #92]	; (8004604 <UART_SetConfig+0x2c4>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d13a      	bne.n	8004620 <UART_SetConfig+0x2e0>
 80045aa:	4b18      	ldr	r3, [pc, #96]	; (800460c <UART_SetConfig+0x2cc>)
 80045ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045b0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80045b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80045b8:	d01a      	beq.n	80045f0 <UART_SetConfig+0x2b0>
 80045ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80045be:	d81b      	bhi.n	80045f8 <UART_SetConfig+0x2b8>
 80045c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045c4:	d00c      	beq.n	80045e0 <UART_SetConfig+0x2a0>
 80045c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045ca:	d815      	bhi.n	80045f8 <UART_SetConfig+0x2b8>
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <UART_SetConfig+0x298>
 80045d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045d4:	d008      	beq.n	80045e8 <UART_SetConfig+0x2a8>
 80045d6:	e00f      	b.n	80045f8 <UART_SetConfig+0x2b8>
 80045d8:	2300      	movs	r3, #0
 80045da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045de:	e022      	b.n	8004626 <UART_SetConfig+0x2e6>
 80045e0:	2302      	movs	r3, #2
 80045e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045e6:	e01e      	b.n	8004626 <UART_SetConfig+0x2e6>
 80045e8:	2304      	movs	r3, #4
 80045ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045ee:	e01a      	b.n	8004626 <UART_SetConfig+0x2e6>
 80045f0:	2308      	movs	r3, #8
 80045f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045f6:	e016      	b.n	8004626 <UART_SetConfig+0x2e6>
 80045f8:	2310      	movs	r3, #16
 80045fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045fe:	e012      	b.n	8004626 <UART_SetConfig+0x2e6>
 8004600:	efff69f3 	.word	0xefff69f3
 8004604:	40008000 	.word	0x40008000
 8004608:	40013800 	.word	0x40013800
 800460c:	40021000 	.word	0x40021000
 8004610:	40004400 	.word	0x40004400
 8004614:	40004800 	.word	0x40004800
 8004618:	40004c00 	.word	0x40004c00
 800461c:	40005000 	.word	0x40005000
 8004620:	2310      	movs	r3, #16
 8004622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a9f      	ldr	r2, [pc, #636]	; (80048a8 <UART_SetConfig+0x568>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d17a      	bne.n	8004726 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004630:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004634:	2b08      	cmp	r3, #8
 8004636:	d824      	bhi.n	8004682 <UART_SetConfig+0x342>
 8004638:	a201      	add	r2, pc, #4	; (adr r2, 8004640 <UART_SetConfig+0x300>)
 800463a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800463e:	bf00      	nop
 8004640:	08004665 	.word	0x08004665
 8004644:	08004683 	.word	0x08004683
 8004648:	0800466d 	.word	0x0800466d
 800464c:	08004683 	.word	0x08004683
 8004650:	08004673 	.word	0x08004673
 8004654:	08004683 	.word	0x08004683
 8004658:	08004683 	.word	0x08004683
 800465c:	08004683 	.word	0x08004683
 8004660:	0800467b 	.word	0x0800467b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004664:	f7fd ff1c 	bl	80024a0 <HAL_RCC_GetPCLK1Freq>
 8004668:	61f8      	str	r0, [r7, #28]
        break;
 800466a:	e010      	b.n	800468e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800466c:	4b8f      	ldr	r3, [pc, #572]	; (80048ac <UART_SetConfig+0x56c>)
 800466e:	61fb      	str	r3, [r7, #28]
        break;
 8004670:	e00d      	b.n	800468e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004672:	f7fd fe7d 	bl	8002370 <HAL_RCC_GetSysClockFreq>
 8004676:	61f8      	str	r0, [r7, #28]
        break;
 8004678:	e009      	b.n	800468e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800467a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800467e:	61fb      	str	r3, [r7, #28]
        break;
 8004680:	e005      	b.n	800468e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004682:	2300      	movs	r3, #0
 8004684:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800468c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 80fb 	beq.w	800488c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	4613      	mov	r3, r2
 800469c:	005b      	lsls	r3, r3, #1
 800469e:	4413      	add	r3, r2
 80046a0:	69fa      	ldr	r2, [r7, #28]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d305      	bcc.n	80046b2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046ac:	69fa      	ldr	r2, [r7, #28]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d903      	bls.n	80046ba <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80046b8:	e0e8      	b.n	800488c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	2200      	movs	r2, #0
 80046be:	461c      	mov	r4, r3
 80046c0:	4615      	mov	r5, r2
 80046c2:	f04f 0200 	mov.w	r2, #0
 80046c6:	f04f 0300 	mov.w	r3, #0
 80046ca:	022b      	lsls	r3, r5, #8
 80046cc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80046d0:	0222      	lsls	r2, r4, #8
 80046d2:	68f9      	ldr	r1, [r7, #12]
 80046d4:	6849      	ldr	r1, [r1, #4]
 80046d6:	0849      	lsrs	r1, r1, #1
 80046d8:	2000      	movs	r0, #0
 80046da:	4688      	mov	r8, r1
 80046dc:	4681      	mov	r9, r0
 80046de:	eb12 0a08 	adds.w	sl, r2, r8
 80046e2:	eb43 0b09 	adc.w	fp, r3, r9
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	603b      	str	r3, [r7, #0]
 80046ee:	607a      	str	r2, [r7, #4]
 80046f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046f4:	4650      	mov	r0, sl
 80046f6:	4659      	mov	r1, fp
 80046f8:	f7fb fdba 	bl	8000270 <__aeabi_uldivmod>
 80046fc:	4602      	mov	r2, r0
 80046fe:	460b      	mov	r3, r1
 8004700:	4613      	mov	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800470a:	d308      	bcc.n	800471e <UART_SetConfig+0x3de>
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004712:	d204      	bcs.n	800471e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	60da      	str	r2, [r3, #12]
 800471c:	e0b6      	b.n	800488c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004724:	e0b2      	b.n	800488c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	69db      	ldr	r3, [r3, #28]
 800472a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800472e:	d15e      	bne.n	80047ee <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004730:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004734:	2b08      	cmp	r3, #8
 8004736:	d828      	bhi.n	800478a <UART_SetConfig+0x44a>
 8004738:	a201      	add	r2, pc, #4	; (adr r2, 8004740 <UART_SetConfig+0x400>)
 800473a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800473e:	bf00      	nop
 8004740:	08004765 	.word	0x08004765
 8004744:	0800476d 	.word	0x0800476d
 8004748:	08004775 	.word	0x08004775
 800474c:	0800478b 	.word	0x0800478b
 8004750:	0800477b 	.word	0x0800477b
 8004754:	0800478b 	.word	0x0800478b
 8004758:	0800478b 	.word	0x0800478b
 800475c:	0800478b 	.word	0x0800478b
 8004760:	08004783 	.word	0x08004783
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004764:	f7fd fe9c 	bl	80024a0 <HAL_RCC_GetPCLK1Freq>
 8004768:	61f8      	str	r0, [r7, #28]
        break;
 800476a:	e014      	b.n	8004796 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800476c:	f7fd feae 	bl	80024cc <HAL_RCC_GetPCLK2Freq>
 8004770:	61f8      	str	r0, [r7, #28]
        break;
 8004772:	e010      	b.n	8004796 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004774:	4b4d      	ldr	r3, [pc, #308]	; (80048ac <UART_SetConfig+0x56c>)
 8004776:	61fb      	str	r3, [r7, #28]
        break;
 8004778:	e00d      	b.n	8004796 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800477a:	f7fd fdf9 	bl	8002370 <HAL_RCC_GetSysClockFreq>
 800477e:	61f8      	str	r0, [r7, #28]
        break;
 8004780:	e009      	b.n	8004796 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004786:	61fb      	str	r3, [r7, #28]
        break;
 8004788:	e005      	b.n	8004796 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800478a:	2300      	movs	r3, #0
 800478c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004794:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d077      	beq.n	800488c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	005a      	lsls	r2, r3, #1
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	085b      	lsrs	r3, r3, #1
 80047a6:	441a      	add	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	2b0f      	cmp	r3, #15
 80047b6:	d916      	bls.n	80047e6 <UART_SetConfig+0x4a6>
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047be:	d212      	bcs.n	80047e6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	f023 030f 	bic.w	r3, r3, #15
 80047c8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	085b      	lsrs	r3, r3, #1
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	f003 0307 	and.w	r3, r3, #7
 80047d4:	b29a      	uxth	r2, r3
 80047d6:	8afb      	ldrh	r3, [r7, #22]
 80047d8:	4313      	orrs	r3, r2
 80047da:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	8afa      	ldrh	r2, [r7, #22]
 80047e2:	60da      	str	r2, [r3, #12]
 80047e4:	e052      	b.n	800488c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80047ec:	e04e      	b.n	800488c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80047f2:	2b08      	cmp	r3, #8
 80047f4:	d827      	bhi.n	8004846 <UART_SetConfig+0x506>
 80047f6:	a201      	add	r2, pc, #4	; (adr r2, 80047fc <UART_SetConfig+0x4bc>)
 80047f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047fc:	08004821 	.word	0x08004821
 8004800:	08004829 	.word	0x08004829
 8004804:	08004831 	.word	0x08004831
 8004808:	08004847 	.word	0x08004847
 800480c:	08004837 	.word	0x08004837
 8004810:	08004847 	.word	0x08004847
 8004814:	08004847 	.word	0x08004847
 8004818:	08004847 	.word	0x08004847
 800481c:	0800483f 	.word	0x0800483f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004820:	f7fd fe3e 	bl	80024a0 <HAL_RCC_GetPCLK1Freq>
 8004824:	61f8      	str	r0, [r7, #28]
        break;
 8004826:	e014      	b.n	8004852 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004828:	f7fd fe50 	bl	80024cc <HAL_RCC_GetPCLK2Freq>
 800482c:	61f8      	str	r0, [r7, #28]
        break;
 800482e:	e010      	b.n	8004852 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004830:	4b1e      	ldr	r3, [pc, #120]	; (80048ac <UART_SetConfig+0x56c>)
 8004832:	61fb      	str	r3, [r7, #28]
        break;
 8004834:	e00d      	b.n	8004852 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004836:	f7fd fd9b 	bl	8002370 <HAL_RCC_GetSysClockFreq>
 800483a:	61f8      	str	r0, [r7, #28]
        break;
 800483c:	e009      	b.n	8004852 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800483e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004842:	61fb      	str	r3, [r7, #28]
        break;
 8004844:	e005      	b.n	8004852 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004846:	2300      	movs	r3, #0
 8004848:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004850:	bf00      	nop
    }

    if (pclk != 0U)
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d019      	beq.n	800488c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	085a      	lsrs	r2, r3, #1
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	441a      	add	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	fbb2 f3f3 	udiv	r3, r2, r3
 800486a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	2b0f      	cmp	r3, #15
 8004870:	d909      	bls.n	8004886 <UART_SetConfig+0x546>
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004878:	d205      	bcs.n	8004886 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60da      	str	r2, [r3, #12]
 8004884:	e002      	b.n	800488c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004898:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800489c:	4618      	mov	r0, r3
 800489e:	3728      	adds	r7, #40	; 0x28
 80048a0:	46bd      	mov	sp, r7
 80048a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048a6:	bf00      	nop
 80048a8:	40008000 	.word	0x40008000
 80048ac:	00f42400 	.word	0x00f42400

080048b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00a      	beq.n	80048da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	430a      	orrs	r2, r1
 80048d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00a      	beq.n	80048fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00a      	beq.n	800491e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004922:	f003 0308 	and.w	r3, r3, #8
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	430a      	orrs	r2, r1
 800493e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004944:	f003 0310 	and.w	r3, r3, #16
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00a      	beq.n	8004962 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	430a      	orrs	r2, r1
 8004960:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004966:	f003 0320 	and.w	r3, r3, #32
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00a      	beq.n	8004984 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800498c:	2b00      	cmp	r3, #0
 800498e:	d01a      	beq.n	80049c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	430a      	orrs	r2, r1
 80049a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049ae:	d10a      	bne.n	80049c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00a      	beq.n	80049e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	430a      	orrs	r2, r1
 80049e6:	605a      	str	r2, [r3, #4]
  }
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af02      	add	r7, sp, #8
 80049fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a04:	f7fc fc4a 	bl	800129c <HAL_GetTick>
 8004a08:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0308 	and.w	r3, r3, #8
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d10e      	bne.n	8004a36 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a1c:	9300      	str	r3, [sp, #0]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f82d 	bl	8004a86 <UART_WaitOnFlagUntilTimeout>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e023      	b.n	8004a7e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0304 	and.w	r3, r3, #4
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	d10e      	bne.n	8004a62 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a48:	9300      	str	r3, [sp, #0]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f817 	bl	8004a86 <UART_WaitOnFlagUntilTimeout>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d001      	beq.n	8004a62 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e00d      	b.n	8004a7e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2220      	movs	r2, #32
 8004a66:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2220      	movs	r2, #32
 8004a6c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b09c      	sub	sp, #112	; 0x70
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	60f8      	str	r0, [r7, #12]
 8004a8e:	60b9      	str	r1, [r7, #8]
 8004a90:	603b      	str	r3, [r7, #0]
 8004a92:	4613      	mov	r3, r2
 8004a94:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a96:	e0a5      	b.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a9e:	f000 80a1 	beq.w	8004be4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aa2:	f7fc fbfb 	bl	800129c <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d302      	bcc.n	8004ab8 <UART_WaitOnFlagUntilTimeout+0x32>
 8004ab2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d13e      	bne.n	8004b36 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004abe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ac0:	e853 3f00 	ldrex	r3, [r3]
 8004ac4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004ac6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ac8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004acc:	667b      	str	r3, [r7, #100]	; 0x64
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ad6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ad8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004adc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004ade:	e841 2300 	strex	r3, r2, [r1]
 8004ae2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004ae4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1e6      	bne.n	8004ab8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	3308      	adds	r3, #8
 8004af0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004af4:	e853 3f00 	ldrex	r3, [r3]
 8004af8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afc:	f023 0301 	bic.w	r3, r3, #1
 8004b00:	663b      	str	r3, [r7, #96]	; 0x60
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	3308      	adds	r3, #8
 8004b08:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004b0a:	64ba      	str	r2, [r7, #72]	; 0x48
 8004b0c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004b10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b12:	e841 2300 	strex	r3, r2, [r1]
 8004b16:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004b18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1e5      	bne.n	8004aea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2220      	movs	r2, #32
 8004b22:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2220      	movs	r2, #32
 8004b28:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e067      	b.n	8004c06 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0304 	and.w	r3, r3, #4
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d04f      	beq.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b52:	d147      	bne.n	8004be4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b5c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b66:	e853 3f00 	ldrex	r3, [r3]
 8004b6a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b72:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	461a      	mov	r2, r3
 8004b7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b7c:	637b      	str	r3, [r7, #52]	; 0x34
 8004b7e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b84:	e841 2300 	strex	r3, r2, [r1]
 8004b88:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1e6      	bne.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	3308      	adds	r3, #8
 8004b96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	e853 3f00 	ldrex	r3, [r3]
 8004b9e:	613b      	str	r3, [r7, #16]
   return(result);
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	f023 0301 	bic.w	r3, r3, #1
 8004ba6:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	3308      	adds	r3, #8
 8004bae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004bb0:	623a      	str	r2, [r7, #32]
 8004bb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb4:	69f9      	ldr	r1, [r7, #28]
 8004bb6:	6a3a      	ldr	r2, [r7, #32]
 8004bb8:	e841 2300 	strex	r3, r2, [r1]
 8004bbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1e5      	bne.n	8004b90 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2220      	movs	r2, #32
 8004bce:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	e010      	b.n	8004c06 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	69da      	ldr	r2, [r3, #28]
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	4013      	ands	r3, r2
 8004bee:	68ba      	ldr	r2, [r7, #8]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	bf0c      	ite	eq
 8004bf4:	2301      	moveq	r3, #1
 8004bf6:	2300      	movne	r3, #0
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	79fb      	ldrb	r3, [r7, #7]
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	f43f af4a 	beq.w	8004a98 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3770      	adds	r7, #112	; 0x70
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
	...

08004c10 <__errno>:
 8004c10:	4b01      	ldr	r3, [pc, #4]	; (8004c18 <__errno+0x8>)
 8004c12:	6818      	ldr	r0, [r3, #0]
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	2000007c 	.word	0x2000007c

08004c1c <__libc_init_array>:
 8004c1c:	b570      	push	{r4, r5, r6, lr}
 8004c1e:	4d0d      	ldr	r5, [pc, #52]	; (8004c54 <__libc_init_array+0x38>)
 8004c20:	4c0d      	ldr	r4, [pc, #52]	; (8004c58 <__libc_init_array+0x3c>)
 8004c22:	1b64      	subs	r4, r4, r5
 8004c24:	10a4      	asrs	r4, r4, #2
 8004c26:	2600      	movs	r6, #0
 8004c28:	42a6      	cmp	r6, r4
 8004c2a:	d109      	bne.n	8004c40 <__libc_init_array+0x24>
 8004c2c:	4d0b      	ldr	r5, [pc, #44]	; (8004c5c <__libc_init_array+0x40>)
 8004c2e:	4c0c      	ldr	r4, [pc, #48]	; (8004c60 <__libc_init_array+0x44>)
 8004c30:	f000 ffae 	bl	8005b90 <_init>
 8004c34:	1b64      	subs	r4, r4, r5
 8004c36:	10a4      	asrs	r4, r4, #2
 8004c38:	2600      	movs	r6, #0
 8004c3a:	42a6      	cmp	r6, r4
 8004c3c:	d105      	bne.n	8004c4a <__libc_init_array+0x2e>
 8004c3e:	bd70      	pop	{r4, r5, r6, pc}
 8004c40:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c44:	4798      	blx	r3
 8004c46:	3601      	adds	r6, #1
 8004c48:	e7ee      	b.n	8004c28 <__libc_init_array+0xc>
 8004c4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c4e:	4798      	blx	r3
 8004c50:	3601      	adds	r6, #1
 8004c52:	e7f2      	b.n	8004c3a <__libc_init_array+0x1e>
 8004c54:	08005cd0 	.word	0x08005cd0
 8004c58:	08005cd0 	.word	0x08005cd0
 8004c5c:	08005cd0 	.word	0x08005cd0
 8004c60:	08005cd4 	.word	0x08005cd4

08004c64 <memset>:
 8004c64:	4402      	add	r2, r0
 8004c66:	4603      	mov	r3, r0
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d100      	bne.n	8004c6e <memset+0xa>
 8004c6c:	4770      	bx	lr
 8004c6e:	f803 1b01 	strb.w	r1, [r3], #1
 8004c72:	e7f9      	b.n	8004c68 <memset+0x4>

08004c74 <iprintf>:
 8004c74:	b40f      	push	{r0, r1, r2, r3}
 8004c76:	4b0a      	ldr	r3, [pc, #40]	; (8004ca0 <iprintf+0x2c>)
 8004c78:	b513      	push	{r0, r1, r4, lr}
 8004c7a:	681c      	ldr	r4, [r3, #0]
 8004c7c:	b124      	cbz	r4, 8004c88 <iprintf+0x14>
 8004c7e:	69a3      	ldr	r3, [r4, #24]
 8004c80:	b913      	cbnz	r3, 8004c88 <iprintf+0x14>
 8004c82:	4620      	mov	r0, r4
 8004c84:	f000 f866 	bl	8004d54 <__sinit>
 8004c88:	ab05      	add	r3, sp, #20
 8004c8a:	9a04      	ldr	r2, [sp, #16]
 8004c8c:	68a1      	ldr	r1, [r4, #8]
 8004c8e:	9301      	str	r3, [sp, #4]
 8004c90:	4620      	mov	r0, r4
 8004c92:	f000 f9bd 	bl	8005010 <_vfiprintf_r>
 8004c96:	b002      	add	sp, #8
 8004c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c9c:	b004      	add	sp, #16
 8004c9e:	4770      	bx	lr
 8004ca0:	2000007c 	.word	0x2000007c

08004ca4 <std>:
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	b510      	push	{r4, lr}
 8004ca8:	4604      	mov	r4, r0
 8004caa:	e9c0 3300 	strd	r3, r3, [r0]
 8004cae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004cb2:	6083      	str	r3, [r0, #8]
 8004cb4:	8181      	strh	r1, [r0, #12]
 8004cb6:	6643      	str	r3, [r0, #100]	; 0x64
 8004cb8:	81c2      	strh	r2, [r0, #14]
 8004cba:	6183      	str	r3, [r0, #24]
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	2208      	movs	r2, #8
 8004cc0:	305c      	adds	r0, #92	; 0x5c
 8004cc2:	f7ff ffcf 	bl	8004c64 <memset>
 8004cc6:	4b05      	ldr	r3, [pc, #20]	; (8004cdc <std+0x38>)
 8004cc8:	6263      	str	r3, [r4, #36]	; 0x24
 8004cca:	4b05      	ldr	r3, [pc, #20]	; (8004ce0 <std+0x3c>)
 8004ccc:	62a3      	str	r3, [r4, #40]	; 0x28
 8004cce:	4b05      	ldr	r3, [pc, #20]	; (8004ce4 <std+0x40>)
 8004cd0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004cd2:	4b05      	ldr	r3, [pc, #20]	; (8004ce8 <std+0x44>)
 8004cd4:	6224      	str	r4, [r4, #32]
 8004cd6:	6323      	str	r3, [r4, #48]	; 0x30
 8004cd8:	bd10      	pop	{r4, pc}
 8004cda:	bf00      	nop
 8004cdc:	080055b9 	.word	0x080055b9
 8004ce0:	080055db 	.word	0x080055db
 8004ce4:	08005613 	.word	0x08005613
 8004ce8:	08005637 	.word	0x08005637

08004cec <_cleanup_r>:
 8004cec:	4901      	ldr	r1, [pc, #4]	; (8004cf4 <_cleanup_r+0x8>)
 8004cee:	f000 b8af 	b.w	8004e50 <_fwalk_reent>
 8004cf2:	bf00      	nop
 8004cf4:	08005911 	.word	0x08005911

08004cf8 <__sfmoreglue>:
 8004cf8:	b570      	push	{r4, r5, r6, lr}
 8004cfa:	2268      	movs	r2, #104	; 0x68
 8004cfc:	1e4d      	subs	r5, r1, #1
 8004cfe:	4355      	muls	r5, r2
 8004d00:	460e      	mov	r6, r1
 8004d02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004d06:	f000 f8e5 	bl	8004ed4 <_malloc_r>
 8004d0a:	4604      	mov	r4, r0
 8004d0c:	b140      	cbz	r0, 8004d20 <__sfmoreglue+0x28>
 8004d0e:	2100      	movs	r1, #0
 8004d10:	e9c0 1600 	strd	r1, r6, [r0]
 8004d14:	300c      	adds	r0, #12
 8004d16:	60a0      	str	r0, [r4, #8]
 8004d18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004d1c:	f7ff ffa2 	bl	8004c64 <memset>
 8004d20:	4620      	mov	r0, r4
 8004d22:	bd70      	pop	{r4, r5, r6, pc}

08004d24 <__sfp_lock_acquire>:
 8004d24:	4801      	ldr	r0, [pc, #4]	; (8004d2c <__sfp_lock_acquire+0x8>)
 8004d26:	f000 b8b3 	b.w	8004e90 <__retarget_lock_acquire_recursive>
 8004d2a:	bf00      	nop
 8004d2c:	200002b1 	.word	0x200002b1

08004d30 <__sfp_lock_release>:
 8004d30:	4801      	ldr	r0, [pc, #4]	; (8004d38 <__sfp_lock_release+0x8>)
 8004d32:	f000 b8ae 	b.w	8004e92 <__retarget_lock_release_recursive>
 8004d36:	bf00      	nop
 8004d38:	200002b1 	.word	0x200002b1

08004d3c <__sinit_lock_acquire>:
 8004d3c:	4801      	ldr	r0, [pc, #4]	; (8004d44 <__sinit_lock_acquire+0x8>)
 8004d3e:	f000 b8a7 	b.w	8004e90 <__retarget_lock_acquire_recursive>
 8004d42:	bf00      	nop
 8004d44:	200002b2 	.word	0x200002b2

08004d48 <__sinit_lock_release>:
 8004d48:	4801      	ldr	r0, [pc, #4]	; (8004d50 <__sinit_lock_release+0x8>)
 8004d4a:	f000 b8a2 	b.w	8004e92 <__retarget_lock_release_recursive>
 8004d4e:	bf00      	nop
 8004d50:	200002b2 	.word	0x200002b2

08004d54 <__sinit>:
 8004d54:	b510      	push	{r4, lr}
 8004d56:	4604      	mov	r4, r0
 8004d58:	f7ff fff0 	bl	8004d3c <__sinit_lock_acquire>
 8004d5c:	69a3      	ldr	r3, [r4, #24]
 8004d5e:	b11b      	cbz	r3, 8004d68 <__sinit+0x14>
 8004d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d64:	f7ff bff0 	b.w	8004d48 <__sinit_lock_release>
 8004d68:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004d6c:	6523      	str	r3, [r4, #80]	; 0x50
 8004d6e:	4b13      	ldr	r3, [pc, #76]	; (8004dbc <__sinit+0x68>)
 8004d70:	4a13      	ldr	r2, [pc, #76]	; (8004dc0 <__sinit+0x6c>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	62a2      	str	r2, [r4, #40]	; 0x28
 8004d76:	42a3      	cmp	r3, r4
 8004d78:	bf04      	itt	eq
 8004d7a:	2301      	moveq	r3, #1
 8004d7c:	61a3      	streq	r3, [r4, #24]
 8004d7e:	4620      	mov	r0, r4
 8004d80:	f000 f820 	bl	8004dc4 <__sfp>
 8004d84:	6060      	str	r0, [r4, #4]
 8004d86:	4620      	mov	r0, r4
 8004d88:	f000 f81c 	bl	8004dc4 <__sfp>
 8004d8c:	60a0      	str	r0, [r4, #8]
 8004d8e:	4620      	mov	r0, r4
 8004d90:	f000 f818 	bl	8004dc4 <__sfp>
 8004d94:	2200      	movs	r2, #0
 8004d96:	60e0      	str	r0, [r4, #12]
 8004d98:	2104      	movs	r1, #4
 8004d9a:	6860      	ldr	r0, [r4, #4]
 8004d9c:	f7ff ff82 	bl	8004ca4 <std>
 8004da0:	68a0      	ldr	r0, [r4, #8]
 8004da2:	2201      	movs	r2, #1
 8004da4:	2109      	movs	r1, #9
 8004da6:	f7ff ff7d 	bl	8004ca4 <std>
 8004daa:	68e0      	ldr	r0, [r4, #12]
 8004dac:	2202      	movs	r2, #2
 8004dae:	2112      	movs	r1, #18
 8004db0:	f7ff ff78 	bl	8004ca4 <std>
 8004db4:	2301      	movs	r3, #1
 8004db6:	61a3      	str	r3, [r4, #24]
 8004db8:	e7d2      	b.n	8004d60 <__sinit+0xc>
 8004dba:	bf00      	nop
 8004dbc:	08005c30 	.word	0x08005c30
 8004dc0:	08004ced 	.word	0x08004ced

08004dc4 <__sfp>:
 8004dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc6:	4607      	mov	r7, r0
 8004dc8:	f7ff ffac 	bl	8004d24 <__sfp_lock_acquire>
 8004dcc:	4b1e      	ldr	r3, [pc, #120]	; (8004e48 <__sfp+0x84>)
 8004dce:	681e      	ldr	r6, [r3, #0]
 8004dd0:	69b3      	ldr	r3, [r6, #24]
 8004dd2:	b913      	cbnz	r3, 8004dda <__sfp+0x16>
 8004dd4:	4630      	mov	r0, r6
 8004dd6:	f7ff ffbd 	bl	8004d54 <__sinit>
 8004dda:	3648      	adds	r6, #72	; 0x48
 8004ddc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004de0:	3b01      	subs	r3, #1
 8004de2:	d503      	bpl.n	8004dec <__sfp+0x28>
 8004de4:	6833      	ldr	r3, [r6, #0]
 8004de6:	b30b      	cbz	r3, 8004e2c <__sfp+0x68>
 8004de8:	6836      	ldr	r6, [r6, #0]
 8004dea:	e7f7      	b.n	8004ddc <__sfp+0x18>
 8004dec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004df0:	b9d5      	cbnz	r5, 8004e28 <__sfp+0x64>
 8004df2:	4b16      	ldr	r3, [pc, #88]	; (8004e4c <__sfp+0x88>)
 8004df4:	60e3      	str	r3, [r4, #12]
 8004df6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004dfa:	6665      	str	r5, [r4, #100]	; 0x64
 8004dfc:	f000 f847 	bl	8004e8e <__retarget_lock_init_recursive>
 8004e00:	f7ff ff96 	bl	8004d30 <__sfp_lock_release>
 8004e04:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004e08:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004e0c:	6025      	str	r5, [r4, #0]
 8004e0e:	61a5      	str	r5, [r4, #24]
 8004e10:	2208      	movs	r2, #8
 8004e12:	4629      	mov	r1, r5
 8004e14:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004e18:	f7ff ff24 	bl	8004c64 <memset>
 8004e1c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004e20:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004e24:	4620      	mov	r0, r4
 8004e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e28:	3468      	adds	r4, #104	; 0x68
 8004e2a:	e7d9      	b.n	8004de0 <__sfp+0x1c>
 8004e2c:	2104      	movs	r1, #4
 8004e2e:	4638      	mov	r0, r7
 8004e30:	f7ff ff62 	bl	8004cf8 <__sfmoreglue>
 8004e34:	4604      	mov	r4, r0
 8004e36:	6030      	str	r0, [r6, #0]
 8004e38:	2800      	cmp	r0, #0
 8004e3a:	d1d5      	bne.n	8004de8 <__sfp+0x24>
 8004e3c:	f7ff ff78 	bl	8004d30 <__sfp_lock_release>
 8004e40:	230c      	movs	r3, #12
 8004e42:	603b      	str	r3, [r7, #0]
 8004e44:	e7ee      	b.n	8004e24 <__sfp+0x60>
 8004e46:	bf00      	nop
 8004e48:	08005c30 	.word	0x08005c30
 8004e4c:	ffff0001 	.word	0xffff0001

08004e50 <_fwalk_reent>:
 8004e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e54:	4606      	mov	r6, r0
 8004e56:	4688      	mov	r8, r1
 8004e58:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004e5c:	2700      	movs	r7, #0
 8004e5e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e62:	f1b9 0901 	subs.w	r9, r9, #1
 8004e66:	d505      	bpl.n	8004e74 <_fwalk_reent+0x24>
 8004e68:	6824      	ldr	r4, [r4, #0]
 8004e6a:	2c00      	cmp	r4, #0
 8004e6c:	d1f7      	bne.n	8004e5e <_fwalk_reent+0xe>
 8004e6e:	4638      	mov	r0, r7
 8004e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e74:	89ab      	ldrh	r3, [r5, #12]
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d907      	bls.n	8004e8a <_fwalk_reent+0x3a>
 8004e7a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e7e:	3301      	adds	r3, #1
 8004e80:	d003      	beq.n	8004e8a <_fwalk_reent+0x3a>
 8004e82:	4629      	mov	r1, r5
 8004e84:	4630      	mov	r0, r6
 8004e86:	47c0      	blx	r8
 8004e88:	4307      	orrs	r7, r0
 8004e8a:	3568      	adds	r5, #104	; 0x68
 8004e8c:	e7e9      	b.n	8004e62 <_fwalk_reent+0x12>

08004e8e <__retarget_lock_init_recursive>:
 8004e8e:	4770      	bx	lr

08004e90 <__retarget_lock_acquire_recursive>:
 8004e90:	4770      	bx	lr

08004e92 <__retarget_lock_release_recursive>:
 8004e92:	4770      	bx	lr

08004e94 <sbrk_aligned>:
 8004e94:	b570      	push	{r4, r5, r6, lr}
 8004e96:	4e0e      	ldr	r6, [pc, #56]	; (8004ed0 <sbrk_aligned+0x3c>)
 8004e98:	460c      	mov	r4, r1
 8004e9a:	6831      	ldr	r1, [r6, #0]
 8004e9c:	4605      	mov	r5, r0
 8004e9e:	b911      	cbnz	r1, 8004ea6 <sbrk_aligned+0x12>
 8004ea0:	f000 fb7a 	bl	8005598 <_sbrk_r>
 8004ea4:	6030      	str	r0, [r6, #0]
 8004ea6:	4621      	mov	r1, r4
 8004ea8:	4628      	mov	r0, r5
 8004eaa:	f000 fb75 	bl	8005598 <_sbrk_r>
 8004eae:	1c43      	adds	r3, r0, #1
 8004eb0:	d00a      	beq.n	8004ec8 <sbrk_aligned+0x34>
 8004eb2:	1cc4      	adds	r4, r0, #3
 8004eb4:	f024 0403 	bic.w	r4, r4, #3
 8004eb8:	42a0      	cmp	r0, r4
 8004eba:	d007      	beq.n	8004ecc <sbrk_aligned+0x38>
 8004ebc:	1a21      	subs	r1, r4, r0
 8004ebe:	4628      	mov	r0, r5
 8004ec0:	f000 fb6a 	bl	8005598 <_sbrk_r>
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	d101      	bne.n	8004ecc <sbrk_aligned+0x38>
 8004ec8:	f04f 34ff 	mov.w	r4, #4294967295
 8004ecc:	4620      	mov	r0, r4
 8004ece:	bd70      	pop	{r4, r5, r6, pc}
 8004ed0:	200002b8 	.word	0x200002b8

08004ed4 <_malloc_r>:
 8004ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ed8:	1ccd      	adds	r5, r1, #3
 8004eda:	f025 0503 	bic.w	r5, r5, #3
 8004ede:	3508      	adds	r5, #8
 8004ee0:	2d0c      	cmp	r5, #12
 8004ee2:	bf38      	it	cc
 8004ee4:	250c      	movcc	r5, #12
 8004ee6:	2d00      	cmp	r5, #0
 8004ee8:	4607      	mov	r7, r0
 8004eea:	db01      	blt.n	8004ef0 <_malloc_r+0x1c>
 8004eec:	42a9      	cmp	r1, r5
 8004eee:	d905      	bls.n	8004efc <_malloc_r+0x28>
 8004ef0:	230c      	movs	r3, #12
 8004ef2:	603b      	str	r3, [r7, #0]
 8004ef4:	2600      	movs	r6, #0
 8004ef6:	4630      	mov	r0, r6
 8004ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004efc:	4e2e      	ldr	r6, [pc, #184]	; (8004fb8 <_malloc_r+0xe4>)
 8004efe:	f000 fdbb 	bl	8005a78 <__malloc_lock>
 8004f02:	6833      	ldr	r3, [r6, #0]
 8004f04:	461c      	mov	r4, r3
 8004f06:	bb34      	cbnz	r4, 8004f56 <_malloc_r+0x82>
 8004f08:	4629      	mov	r1, r5
 8004f0a:	4638      	mov	r0, r7
 8004f0c:	f7ff ffc2 	bl	8004e94 <sbrk_aligned>
 8004f10:	1c43      	adds	r3, r0, #1
 8004f12:	4604      	mov	r4, r0
 8004f14:	d14d      	bne.n	8004fb2 <_malloc_r+0xde>
 8004f16:	6834      	ldr	r4, [r6, #0]
 8004f18:	4626      	mov	r6, r4
 8004f1a:	2e00      	cmp	r6, #0
 8004f1c:	d140      	bne.n	8004fa0 <_malloc_r+0xcc>
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	4631      	mov	r1, r6
 8004f22:	4638      	mov	r0, r7
 8004f24:	eb04 0803 	add.w	r8, r4, r3
 8004f28:	f000 fb36 	bl	8005598 <_sbrk_r>
 8004f2c:	4580      	cmp	r8, r0
 8004f2e:	d13a      	bne.n	8004fa6 <_malloc_r+0xd2>
 8004f30:	6821      	ldr	r1, [r4, #0]
 8004f32:	3503      	adds	r5, #3
 8004f34:	1a6d      	subs	r5, r5, r1
 8004f36:	f025 0503 	bic.w	r5, r5, #3
 8004f3a:	3508      	adds	r5, #8
 8004f3c:	2d0c      	cmp	r5, #12
 8004f3e:	bf38      	it	cc
 8004f40:	250c      	movcc	r5, #12
 8004f42:	4629      	mov	r1, r5
 8004f44:	4638      	mov	r0, r7
 8004f46:	f7ff ffa5 	bl	8004e94 <sbrk_aligned>
 8004f4a:	3001      	adds	r0, #1
 8004f4c:	d02b      	beq.n	8004fa6 <_malloc_r+0xd2>
 8004f4e:	6823      	ldr	r3, [r4, #0]
 8004f50:	442b      	add	r3, r5
 8004f52:	6023      	str	r3, [r4, #0]
 8004f54:	e00e      	b.n	8004f74 <_malloc_r+0xa0>
 8004f56:	6822      	ldr	r2, [r4, #0]
 8004f58:	1b52      	subs	r2, r2, r5
 8004f5a:	d41e      	bmi.n	8004f9a <_malloc_r+0xc6>
 8004f5c:	2a0b      	cmp	r2, #11
 8004f5e:	d916      	bls.n	8004f8e <_malloc_r+0xba>
 8004f60:	1961      	adds	r1, r4, r5
 8004f62:	42a3      	cmp	r3, r4
 8004f64:	6025      	str	r5, [r4, #0]
 8004f66:	bf18      	it	ne
 8004f68:	6059      	strne	r1, [r3, #4]
 8004f6a:	6863      	ldr	r3, [r4, #4]
 8004f6c:	bf08      	it	eq
 8004f6e:	6031      	streq	r1, [r6, #0]
 8004f70:	5162      	str	r2, [r4, r5]
 8004f72:	604b      	str	r3, [r1, #4]
 8004f74:	4638      	mov	r0, r7
 8004f76:	f104 060b 	add.w	r6, r4, #11
 8004f7a:	f000 fd83 	bl	8005a84 <__malloc_unlock>
 8004f7e:	f026 0607 	bic.w	r6, r6, #7
 8004f82:	1d23      	adds	r3, r4, #4
 8004f84:	1af2      	subs	r2, r6, r3
 8004f86:	d0b6      	beq.n	8004ef6 <_malloc_r+0x22>
 8004f88:	1b9b      	subs	r3, r3, r6
 8004f8a:	50a3      	str	r3, [r4, r2]
 8004f8c:	e7b3      	b.n	8004ef6 <_malloc_r+0x22>
 8004f8e:	6862      	ldr	r2, [r4, #4]
 8004f90:	42a3      	cmp	r3, r4
 8004f92:	bf0c      	ite	eq
 8004f94:	6032      	streq	r2, [r6, #0]
 8004f96:	605a      	strne	r2, [r3, #4]
 8004f98:	e7ec      	b.n	8004f74 <_malloc_r+0xa0>
 8004f9a:	4623      	mov	r3, r4
 8004f9c:	6864      	ldr	r4, [r4, #4]
 8004f9e:	e7b2      	b.n	8004f06 <_malloc_r+0x32>
 8004fa0:	4634      	mov	r4, r6
 8004fa2:	6876      	ldr	r6, [r6, #4]
 8004fa4:	e7b9      	b.n	8004f1a <_malloc_r+0x46>
 8004fa6:	230c      	movs	r3, #12
 8004fa8:	603b      	str	r3, [r7, #0]
 8004faa:	4638      	mov	r0, r7
 8004fac:	f000 fd6a 	bl	8005a84 <__malloc_unlock>
 8004fb0:	e7a1      	b.n	8004ef6 <_malloc_r+0x22>
 8004fb2:	6025      	str	r5, [r4, #0]
 8004fb4:	e7de      	b.n	8004f74 <_malloc_r+0xa0>
 8004fb6:	bf00      	nop
 8004fb8:	200002b4 	.word	0x200002b4

08004fbc <__sfputc_r>:
 8004fbc:	6893      	ldr	r3, [r2, #8]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	b410      	push	{r4}
 8004fc4:	6093      	str	r3, [r2, #8]
 8004fc6:	da08      	bge.n	8004fda <__sfputc_r+0x1e>
 8004fc8:	6994      	ldr	r4, [r2, #24]
 8004fca:	42a3      	cmp	r3, r4
 8004fcc:	db01      	blt.n	8004fd2 <__sfputc_r+0x16>
 8004fce:	290a      	cmp	r1, #10
 8004fd0:	d103      	bne.n	8004fda <__sfputc_r+0x1e>
 8004fd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fd6:	f000 bb33 	b.w	8005640 <__swbuf_r>
 8004fda:	6813      	ldr	r3, [r2, #0]
 8004fdc:	1c58      	adds	r0, r3, #1
 8004fde:	6010      	str	r0, [r2, #0]
 8004fe0:	7019      	strb	r1, [r3, #0]
 8004fe2:	4608      	mov	r0, r1
 8004fe4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fe8:	4770      	bx	lr

08004fea <__sfputs_r>:
 8004fea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fec:	4606      	mov	r6, r0
 8004fee:	460f      	mov	r7, r1
 8004ff0:	4614      	mov	r4, r2
 8004ff2:	18d5      	adds	r5, r2, r3
 8004ff4:	42ac      	cmp	r4, r5
 8004ff6:	d101      	bne.n	8004ffc <__sfputs_r+0x12>
 8004ff8:	2000      	movs	r0, #0
 8004ffa:	e007      	b.n	800500c <__sfputs_r+0x22>
 8004ffc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005000:	463a      	mov	r2, r7
 8005002:	4630      	mov	r0, r6
 8005004:	f7ff ffda 	bl	8004fbc <__sfputc_r>
 8005008:	1c43      	adds	r3, r0, #1
 800500a:	d1f3      	bne.n	8004ff4 <__sfputs_r+0xa>
 800500c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005010 <_vfiprintf_r>:
 8005010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005014:	460d      	mov	r5, r1
 8005016:	b09d      	sub	sp, #116	; 0x74
 8005018:	4614      	mov	r4, r2
 800501a:	4698      	mov	r8, r3
 800501c:	4606      	mov	r6, r0
 800501e:	b118      	cbz	r0, 8005028 <_vfiprintf_r+0x18>
 8005020:	6983      	ldr	r3, [r0, #24]
 8005022:	b90b      	cbnz	r3, 8005028 <_vfiprintf_r+0x18>
 8005024:	f7ff fe96 	bl	8004d54 <__sinit>
 8005028:	4b89      	ldr	r3, [pc, #548]	; (8005250 <_vfiprintf_r+0x240>)
 800502a:	429d      	cmp	r5, r3
 800502c:	d11b      	bne.n	8005066 <_vfiprintf_r+0x56>
 800502e:	6875      	ldr	r5, [r6, #4]
 8005030:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005032:	07d9      	lsls	r1, r3, #31
 8005034:	d405      	bmi.n	8005042 <_vfiprintf_r+0x32>
 8005036:	89ab      	ldrh	r3, [r5, #12]
 8005038:	059a      	lsls	r2, r3, #22
 800503a:	d402      	bmi.n	8005042 <_vfiprintf_r+0x32>
 800503c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800503e:	f7ff ff27 	bl	8004e90 <__retarget_lock_acquire_recursive>
 8005042:	89ab      	ldrh	r3, [r5, #12]
 8005044:	071b      	lsls	r3, r3, #28
 8005046:	d501      	bpl.n	800504c <_vfiprintf_r+0x3c>
 8005048:	692b      	ldr	r3, [r5, #16]
 800504a:	b9eb      	cbnz	r3, 8005088 <_vfiprintf_r+0x78>
 800504c:	4629      	mov	r1, r5
 800504e:	4630      	mov	r0, r6
 8005050:	f000 fb5a 	bl	8005708 <__swsetup_r>
 8005054:	b1c0      	cbz	r0, 8005088 <_vfiprintf_r+0x78>
 8005056:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005058:	07dc      	lsls	r4, r3, #31
 800505a:	d50e      	bpl.n	800507a <_vfiprintf_r+0x6a>
 800505c:	f04f 30ff 	mov.w	r0, #4294967295
 8005060:	b01d      	add	sp, #116	; 0x74
 8005062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005066:	4b7b      	ldr	r3, [pc, #492]	; (8005254 <_vfiprintf_r+0x244>)
 8005068:	429d      	cmp	r5, r3
 800506a:	d101      	bne.n	8005070 <_vfiprintf_r+0x60>
 800506c:	68b5      	ldr	r5, [r6, #8]
 800506e:	e7df      	b.n	8005030 <_vfiprintf_r+0x20>
 8005070:	4b79      	ldr	r3, [pc, #484]	; (8005258 <_vfiprintf_r+0x248>)
 8005072:	429d      	cmp	r5, r3
 8005074:	bf08      	it	eq
 8005076:	68f5      	ldreq	r5, [r6, #12]
 8005078:	e7da      	b.n	8005030 <_vfiprintf_r+0x20>
 800507a:	89ab      	ldrh	r3, [r5, #12]
 800507c:	0598      	lsls	r0, r3, #22
 800507e:	d4ed      	bmi.n	800505c <_vfiprintf_r+0x4c>
 8005080:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005082:	f7ff ff06 	bl	8004e92 <__retarget_lock_release_recursive>
 8005086:	e7e9      	b.n	800505c <_vfiprintf_r+0x4c>
 8005088:	2300      	movs	r3, #0
 800508a:	9309      	str	r3, [sp, #36]	; 0x24
 800508c:	2320      	movs	r3, #32
 800508e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005092:	f8cd 800c 	str.w	r8, [sp, #12]
 8005096:	2330      	movs	r3, #48	; 0x30
 8005098:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800525c <_vfiprintf_r+0x24c>
 800509c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050a0:	f04f 0901 	mov.w	r9, #1
 80050a4:	4623      	mov	r3, r4
 80050a6:	469a      	mov	sl, r3
 80050a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050ac:	b10a      	cbz	r2, 80050b2 <_vfiprintf_r+0xa2>
 80050ae:	2a25      	cmp	r2, #37	; 0x25
 80050b0:	d1f9      	bne.n	80050a6 <_vfiprintf_r+0x96>
 80050b2:	ebba 0b04 	subs.w	fp, sl, r4
 80050b6:	d00b      	beq.n	80050d0 <_vfiprintf_r+0xc0>
 80050b8:	465b      	mov	r3, fp
 80050ba:	4622      	mov	r2, r4
 80050bc:	4629      	mov	r1, r5
 80050be:	4630      	mov	r0, r6
 80050c0:	f7ff ff93 	bl	8004fea <__sfputs_r>
 80050c4:	3001      	adds	r0, #1
 80050c6:	f000 80aa 	beq.w	800521e <_vfiprintf_r+0x20e>
 80050ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050cc:	445a      	add	r2, fp
 80050ce:	9209      	str	r2, [sp, #36]	; 0x24
 80050d0:	f89a 3000 	ldrb.w	r3, [sl]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	f000 80a2 	beq.w	800521e <_vfiprintf_r+0x20e>
 80050da:	2300      	movs	r3, #0
 80050dc:	f04f 32ff 	mov.w	r2, #4294967295
 80050e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050e4:	f10a 0a01 	add.w	sl, sl, #1
 80050e8:	9304      	str	r3, [sp, #16]
 80050ea:	9307      	str	r3, [sp, #28]
 80050ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050f0:	931a      	str	r3, [sp, #104]	; 0x68
 80050f2:	4654      	mov	r4, sl
 80050f4:	2205      	movs	r2, #5
 80050f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050fa:	4858      	ldr	r0, [pc, #352]	; (800525c <_vfiprintf_r+0x24c>)
 80050fc:	f7fb f868 	bl	80001d0 <memchr>
 8005100:	9a04      	ldr	r2, [sp, #16]
 8005102:	b9d8      	cbnz	r0, 800513c <_vfiprintf_r+0x12c>
 8005104:	06d1      	lsls	r1, r2, #27
 8005106:	bf44      	itt	mi
 8005108:	2320      	movmi	r3, #32
 800510a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800510e:	0713      	lsls	r3, r2, #28
 8005110:	bf44      	itt	mi
 8005112:	232b      	movmi	r3, #43	; 0x2b
 8005114:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005118:	f89a 3000 	ldrb.w	r3, [sl]
 800511c:	2b2a      	cmp	r3, #42	; 0x2a
 800511e:	d015      	beq.n	800514c <_vfiprintf_r+0x13c>
 8005120:	9a07      	ldr	r2, [sp, #28]
 8005122:	4654      	mov	r4, sl
 8005124:	2000      	movs	r0, #0
 8005126:	f04f 0c0a 	mov.w	ip, #10
 800512a:	4621      	mov	r1, r4
 800512c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005130:	3b30      	subs	r3, #48	; 0x30
 8005132:	2b09      	cmp	r3, #9
 8005134:	d94e      	bls.n	80051d4 <_vfiprintf_r+0x1c4>
 8005136:	b1b0      	cbz	r0, 8005166 <_vfiprintf_r+0x156>
 8005138:	9207      	str	r2, [sp, #28]
 800513a:	e014      	b.n	8005166 <_vfiprintf_r+0x156>
 800513c:	eba0 0308 	sub.w	r3, r0, r8
 8005140:	fa09 f303 	lsl.w	r3, r9, r3
 8005144:	4313      	orrs	r3, r2
 8005146:	9304      	str	r3, [sp, #16]
 8005148:	46a2      	mov	sl, r4
 800514a:	e7d2      	b.n	80050f2 <_vfiprintf_r+0xe2>
 800514c:	9b03      	ldr	r3, [sp, #12]
 800514e:	1d19      	adds	r1, r3, #4
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	9103      	str	r1, [sp, #12]
 8005154:	2b00      	cmp	r3, #0
 8005156:	bfbb      	ittet	lt
 8005158:	425b      	neglt	r3, r3
 800515a:	f042 0202 	orrlt.w	r2, r2, #2
 800515e:	9307      	strge	r3, [sp, #28]
 8005160:	9307      	strlt	r3, [sp, #28]
 8005162:	bfb8      	it	lt
 8005164:	9204      	strlt	r2, [sp, #16]
 8005166:	7823      	ldrb	r3, [r4, #0]
 8005168:	2b2e      	cmp	r3, #46	; 0x2e
 800516a:	d10c      	bne.n	8005186 <_vfiprintf_r+0x176>
 800516c:	7863      	ldrb	r3, [r4, #1]
 800516e:	2b2a      	cmp	r3, #42	; 0x2a
 8005170:	d135      	bne.n	80051de <_vfiprintf_r+0x1ce>
 8005172:	9b03      	ldr	r3, [sp, #12]
 8005174:	1d1a      	adds	r2, r3, #4
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	9203      	str	r2, [sp, #12]
 800517a:	2b00      	cmp	r3, #0
 800517c:	bfb8      	it	lt
 800517e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005182:	3402      	adds	r4, #2
 8005184:	9305      	str	r3, [sp, #20]
 8005186:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800526c <_vfiprintf_r+0x25c>
 800518a:	7821      	ldrb	r1, [r4, #0]
 800518c:	2203      	movs	r2, #3
 800518e:	4650      	mov	r0, sl
 8005190:	f7fb f81e 	bl	80001d0 <memchr>
 8005194:	b140      	cbz	r0, 80051a8 <_vfiprintf_r+0x198>
 8005196:	2340      	movs	r3, #64	; 0x40
 8005198:	eba0 000a 	sub.w	r0, r0, sl
 800519c:	fa03 f000 	lsl.w	r0, r3, r0
 80051a0:	9b04      	ldr	r3, [sp, #16]
 80051a2:	4303      	orrs	r3, r0
 80051a4:	3401      	adds	r4, #1
 80051a6:	9304      	str	r3, [sp, #16]
 80051a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051ac:	482c      	ldr	r0, [pc, #176]	; (8005260 <_vfiprintf_r+0x250>)
 80051ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051b2:	2206      	movs	r2, #6
 80051b4:	f7fb f80c 	bl	80001d0 <memchr>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	d03f      	beq.n	800523c <_vfiprintf_r+0x22c>
 80051bc:	4b29      	ldr	r3, [pc, #164]	; (8005264 <_vfiprintf_r+0x254>)
 80051be:	bb1b      	cbnz	r3, 8005208 <_vfiprintf_r+0x1f8>
 80051c0:	9b03      	ldr	r3, [sp, #12]
 80051c2:	3307      	adds	r3, #7
 80051c4:	f023 0307 	bic.w	r3, r3, #7
 80051c8:	3308      	adds	r3, #8
 80051ca:	9303      	str	r3, [sp, #12]
 80051cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ce:	443b      	add	r3, r7
 80051d0:	9309      	str	r3, [sp, #36]	; 0x24
 80051d2:	e767      	b.n	80050a4 <_vfiprintf_r+0x94>
 80051d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80051d8:	460c      	mov	r4, r1
 80051da:	2001      	movs	r0, #1
 80051dc:	e7a5      	b.n	800512a <_vfiprintf_r+0x11a>
 80051de:	2300      	movs	r3, #0
 80051e0:	3401      	adds	r4, #1
 80051e2:	9305      	str	r3, [sp, #20]
 80051e4:	4619      	mov	r1, r3
 80051e6:	f04f 0c0a 	mov.w	ip, #10
 80051ea:	4620      	mov	r0, r4
 80051ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051f0:	3a30      	subs	r2, #48	; 0x30
 80051f2:	2a09      	cmp	r2, #9
 80051f4:	d903      	bls.n	80051fe <_vfiprintf_r+0x1ee>
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d0c5      	beq.n	8005186 <_vfiprintf_r+0x176>
 80051fa:	9105      	str	r1, [sp, #20]
 80051fc:	e7c3      	b.n	8005186 <_vfiprintf_r+0x176>
 80051fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8005202:	4604      	mov	r4, r0
 8005204:	2301      	movs	r3, #1
 8005206:	e7f0      	b.n	80051ea <_vfiprintf_r+0x1da>
 8005208:	ab03      	add	r3, sp, #12
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	462a      	mov	r2, r5
 800520e:	4b16      	ldr	r3, [pc, #88]	; (8005268 <_vfiprintf_r+0x258>)
 8005210:	a904      	add	r1, sp, #16
 8005212:	4630      	mov	r0, r6
 8005214:	f3af 8000 	nop.w
 8005218:	4607      	mov	r7, r0
 800521a:	1c78      	adds	r0, r7, #1
 800521c:	d1d6      	bne.n	80051cc <_vfiprintf_r+0x1bc>
 800521e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005220:	07d9      	lsls	r1, r3, #31
 8005222:	d405      	bmi.n	8005230 <_vfiprintf_r+0x220>
 8005224:	89ab      	ldrh	r3, [r5, #12]
 8005226:	059a      	lsls	r2, r3, #22
 8005228:	d402      	bmi.n	8005230 <_vfiprintf_r+0x220>
 800522a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800522c:	f7ff fe31 	bl	8004e92 <__retarget_lock_release_recursive>
 8005230:	89ab      	ldrh	r3, [r5, #12]
 8005232:	065b      	lsls	r3, r3, #25
 8005234:	f53f af12 	bmi.w	800505c <_vfiprintf_r+0x4c>
 8005238:	9809      	ldr	r0, [sp, #36]	; 0x24
 800523a:	e711      	b.n	8005060 <_vfiprintf_r+0x50>
 800523c:	ab03      	add	r3, sp, #12
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	462a      	mov	r2, r5
 8005242:	4b09      	ldr	r3, [pc, #36]	; (8005268 <_vfiprintf_r+0x258>)
 8005244:	a904      	add	r1, sp, #16
 8005246:	4630      	mov	r0, r6
 8005248:	f000 f880 	bl	800534c <_printf_i>
 800524c:	e7e4      	b.n	8005218 <_vfiprintf_r+0x208>
 800524e:	bf00      	nop
 8005250:	08005c54 	.word	0x08005c54
 8005254:	08005c74 	.word	0x08005c74
 8005258:	08005c34 	.word	0x08005c34
 800525c:	08005c94 	.word	0x08005c94
 8005260:	08005c9e 	.word	0x08005c9e
 8005264:	00000000 	.word	0x00000000
 8005268:	08004feb 	.word	0x08004feb
 800526c:	08005c9a 	.word	0x08005c9a

08005270 <_printf_common>:
 8005270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005274:	4616      	mov	r6, r2
 8005276:	4699      	mov	r9, r3
 8005278:	688a      	ldr	r2, [r1, #8]
 800527a:	690b      	ldr	r3, [r1, #16]
 800527c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005280:	4293      	cmp	r3, r2
 8005282:	bfb8      	it	lt
 8005284:	4613      	movlt	r3, r2
 8005286:	6033      	str	r3, [r6, #0]
 8005288:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800528c:	4607      	mov	r7, r0
 800528e:	460c      	mov	r4, r1
 8005290:	b10a      	cbz	r2, 8005296 <_printf_common+0x26>
 8005292:	3301      	adds	r3, #1
 8005294:	6033      	str	r3, [r6, #0]
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	0699      	lsls	r1, r3, #26
 800529a:	bf42      	ittt	mi
 800529c:	6833      	ldrmi	r3, [r6, #0]
 800529e:	3302      	addmi	r3, #2
 80052a0:	6033      	strmi	r3, [r6, #0]
 80052a2:	6825      	ldr	r5, [r4, #0]
 80052a4:	f015 0506 	ands.w	r5, r5, #6
 80052a8:	d106      	bne.n	80052b8 <_printf_common+0x48>
 80052aa:	f104 0a19 	add.w	sl, r4, #25
 80052ae:	68e3      	ldr	r3, [r4, #12]
 80052b0:	6832      	ldr	r2, [r6, #0]
 80052b2:	1a9b      	subs	r3, r3, r2
 80052b4:	42ab      	cmp	r3, r5
 80052b6:	dc26      	bgt.n	8005306 <_printf_common+0x96>
 80052b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80052bc:	1e13      	subs	r3, r2, #0
 80052be:	6822      	ldr	r2, [r4, #0]
 80052c0:	bf18      	it	ne
 80052c2:	2301      	movne	r3, #1
 80052c4:	0692      	lsls	r2, r2, #26
 80052c6:	d42b      	bmi.n	8005320 <_printf_common+0xb0>
 80052c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052cc:	4649      	mov	r1, r9
 80052ce:	4638      	mov	r0, r7
 80052d0:	47c0      	blx	r8
 80052d2:	3001      	adds	r0, #1
 80052d4:	d01e      	beq.n	8005314 <_printf_common+0xa4>
 80052d6:	6823      	ldr	r3, [r4, #0]
 80052d8:	68e5      	ldr	r5, [r4, #12]
 80052da:	6832      	ldr	r2, [r6, #0]
 80052dc:	f003 0306 	and.w	r3, r3, #6
 80052e0:	2b04      	cmp	r3, #4
 80052e2:	bf08      	it	eq
 80052e4:	1aad      	subeq	r5, r5, r2
 80052e6:	68a3      	ldr	r3, [r4, #8]
 80052e8:	6922      	ldr	r2, [r4, #16]
 80052ea:	bf0c      	ite	eq
 80052ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052f0:	2500      	movne	r5, #0
 80052f2:	4293      	cmp	r3, r2
 80052f4:	bfc4      	itt	gt
 80052f6:	1a9b      	subgt	r3, r3, r2
 80052f8:	18ed      	addgt	r5, r5, r3
 80052fa:	2600      	movs	r6, #0
 80052fc:	341a      	adds	r4, #26
 80052fe:	42b5      	cmp	r5, r6
 8005300:	d11a      	bne.n	8005338 <_printf_common+0xc8>
 8005302:	2000      	movs	r0, #0
 8005304:	e008      	b.n	8005318 <_printf_common+0xa8>
 8005306:	2301      	movs	r3, #1
 8005308:	4652      	mov	r2, sl
 800530a:	4649      	mov	r1, r9
 800530c:	4638      	mov	r0, r7
 800530e:	47c0      	blx	r8
 8005310:	3001      	adds	r0, #1
 8005312:	d103      	bne.n	800531c <_printf_common+0xac>
 8005314:	f04f 30ff 	mov.w	r0, #4294967295
 8005318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800531c:	3501      	adds	r5, #1
 800531e:	e7c6      	b.n	80052ae <_printf_common+0x3e>
 8005320:	18e1      	adds	r1, r4, r3
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	2030      	movs	r0, #48	; 0x30
 8005326:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800532a:	4422      	add	r2, r4
 800532c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005330:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005334:	3302      	adds	r3, #2
 8005336:	e7c7      	b.n	80052c8 <_printf_common+0x58>
 8005338:	2301      	movs	r3, #1
 800533a:	4622      	mov	r2, r4
 800533c:	4649      	mov	r1, r9
 800533e:	4638      	mov	r0, r7
 8005340:	47c0      	blx	r8
 8005342:	3001      	adds	r0, #1
 8005344:	d0e6      	beq.n	8005314 <_printf_common+0xa4>
 8005346:	3601      	adds	r6, #1
 8005348:	e7d9      	b.n	80052fe <_printf_common+0x8e>
	...

0800534c <_printf_i>:
 800534c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005350:	7e0f      	ldrb	r7, [r1, #24]
 8005352:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005354:	2f78      	cmp	r7, #120	; 0x78
 8005356:	4691      	mov	r9, r2
 8005358:	4680      	mov	r8, r0
 800535a:	460c      	mov	r4, r1
 800535c:	469a      	mov	sl, r3
 800535e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005362:	d807      	bhi.n	8005374 <_printf_i+0x28>
 8005364:	2f62      	cmp	r7, #98	; 0x62
 8005366:	d80a      	bhi.n	800537e <_printf_i+0x32>
 8005368:	2f00      	cmp	r7, #0
 800536a:	f000 80d8 	beq.w	800551e <_printf_i+0x1d2>
 800536e:	2f58      	cmp	r7, #88	; 0x58
 8005370:	f000 80a3 	beq.w	80054ba <_printf_i+0x16e>
 8005374:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005378:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800537c:	e03a      	b.n	80053f4 <_printf_i+0xa8>
 800537e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005382:	2b15      	cmp	r3, #21
 8005384:	d8f6      	bhi.n	8005374 <_printf_i+0x28>
 8005386:	a101      	add	r1, pc, #4	; (adr r1, 800538c <_printf_i+0x40>)
 8005388:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800538c:	080053e5 	.word	0x080053e5
 8005390:	080053f9 	.word	0x080053f9
 8005394:	08005375 	.word	0x08005375
 8005398:	08005375 	.word	0x08005375
 800539c:	08005375 	.word	0x08005375
 80053a0:	08005375 	.word	0x08005375
 80053a4:	080053f9 	.word	0x080053f9
 80053a8:	08005375 	.word	0x08005375
 80053ac:	08005375 	.word	0x08005375
 80053b0:	08005375 	.word	0x08005375
 80053b4:	08005375 	.word	0x08005375
 80053b8:	08005505 	.word	0x08005505
 80053bc:	08005429 	.word	0x08005429
 80053c0:	080054e7 	.word	0x080054e7
 80053c4:	08005375 	.word	0x08005375
 80053c8:	08005375 	.word	0x08005375
 80053cc:	08005527 	.word	0x08005527
 80053d0:	08005375 	.word	0x08005375
 80053d4:	08005429 	.word	0x08005429
 80053d8:	08005375 	.word	0x08005375
 80053dc:	08005375 	.word	0x08005375
 80053e0:	080054ef 	.word	0x080054ef
 80053e4:	682b      	ldr	r3, [r5, #0]
 80053e6:	1d1a      	adds	r2, r3, #4
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	602a      	str	r2, [r5, #0]
 80053ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053f4:	2301      	movs	r3, #1
 80053f6:	e0a3      	b.n	8005540 <_printf_i+0x1f4>
 80053f8:	6820      	ldr	r0, [r4, #0]
 80053fa:	6829      	ldr	r1, [r5, #0]
 80053fc:	0606      	lsls	r6, r0, #24
 80053fe:	f101 0304 	add.w	r3, r1, #4
 8005402:	d50a      	bpl.n	800541a <_printf_i+0xce>
 8005404:	680e      	ldr	r6, [r1, #0]
 8005406:	602b      	str	r3, [r5, #0]
 8005408:	2e00      	cmp	r6, #0
 800540a:	da03      	bge.n	8005414 <_printf_i+0xc8>
 800540c:	232d      	movs	r3, #45	; 0x2d
 800540e:	4276      	negs	r6, r6
 8005410:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005414:	485e      	ldr	r0, [pc, #376]	; (8005590 <_printf_i+0x244>)
 8005416:	230a      	movs	r3, #10
 8005418:	e019      	b.n	800544e <_printf_i+0x102>
 800541a:	680e      	ldr	r6, [r1, #0]
 800541c:	602b      	str	r3, [r5, #0]
 800541e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005422:	bf18      	it	ne
 8005424:	b236      	sxthne	r6, r6
 8005426:	e7ef      	b.n	8005408 <_printf_i+0xbc>
 8005428:	682b      	ldr	r3, [r5, #0]
 800542a:	6820      	ldr	r0, [r4, #0]
 800542c:	1d19      	adds	r1, r3, #4
 800542e:	6029      	str	r1, [r5, #0]
 8005430:	0601      	lsls	r1, r0, #24
 8005432:	d501      	bpl.n	8005438 <_printf_i+0xec>
 8005434:	681e      	ldr	r6, [r3, #0]
 8005436:	e002      	b.n	800543e <_printf_i+0xf2>
 8005438:	0646      	lsls	r6, r0, #25
 800543a:	d5fb      	bpl.n	8005434 <_printf_i+0xe8>
 800543c:	881e      	ldrh	r6, [r3, #0]
 800543e:	4854      	ldr	r0, [pc, #336]	; (8005590 <_printf_i+0x244>)
 8005440:	2f6f      	cmp	r7, #111	; 0x6f
 8005442:	bf0c      	ite	eq
 8005444:	2308      	moveq	r3, #8
 8005446:	230a      	movne	r3, #10
 8005448:	2100      	movs	r1, #0
 800544a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800544e:	6865      	ldr	r5, [r4, #4]
 8005450:	60a5      	str	r5, [r4, #8]
 8005452:	2d00      	cmp	r5, #0
 8005454:	bfa2      	ittt	ge
 8005456:	6821      	ldrge	r1, [r4, #0]
 8005458:	f021 0104 	bicge.w	r1, r1, #4
 800545c:	6021      	strge	r1, [r4, #0]
 800545e:	b90e      	cbnz	r6, 8005464 <_printf_i+0x118>
 8005460:	2d00      	cmp	r5, #0
 8005462:	d04d      	beq.n	8005500 <_printf_i+0x1b4>
 8005464:	4615      	mov	r5, r2
 8005466:	fbb6 f1f3 	udiv	r1, r6, r3
 800546a:	fb03 6711 	mls	r7, r3, r1, r6
 800546e:	5dc7      	ldrb	r7, [r0, r7]
 8005470:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005474:	4637      	mov	r7, r6
 8005476:	42bb      	cmp	r3, r7
 8005478:	460e      	mov	r6, r1
 800547a:	d9f4      	bls.n	8005466 <_printf_i+0x11a>
 800547c:	2b08      	cmp	r3, #8
 800547e:	d10b      	bne.n	8005498 <_printf_i+0x14c>
 8005480:	6823      	ldr	r3, [r4, #0]
 8005482:	07de      	lsls	r6, r3, #31
 8005484:	d508      	bpl.n	8005498 <_printf_i+0x14c>
 8005486:	6923      	ldr	r3, [r4, #16]
 8005488:	6861      	ldr	r1, [r4, #4]
 800548a:	4299      	cmp	r1, r3
 800548c:	bfde      	ittt	le
 800548e:	2330      	movle	r3, #48	; 0x30
 8005490:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005494:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005498:	1b52      	subs	r2, r2, r5
 800549a:	6122      	str	r2, [r4, #16]
 800549c:	f8cd a000 	str.w	sl, [sp]
 80054a0:	464b      	mov	r3, r9
 80054a2:	aa03      	add	r2, sp, #12
 80054a4:	4621      	mov	r1, r4
 80054a6:	4640      	mov	r0, r8
 80054a8:	f7ff fee2 	bl	8005270 <_printf_common>
 80054ac:	3001      	adds	r0, #1
 80054ae:	d14c      	bne.n	800554a <_printf_i+0x1fe>
 80054b0:	f04f 30ff 	mov.w	r0, #4294967295
 80054b4:	b004      	add	sp, #16
 80054b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ba:	4835      	ldr	r0, [pc, #212]	; (8005590 <_printf_i+0x244>)
 80054bc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80054c0:	6829      	ldr	r1, [r5, #0]
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	f851 6b04 	ldr.w	r6, [r1], #4
 80054c8:	6029      	str	r1, [r5, #0]
 80054ca:	061d      	lsls	r5, r3, #24
 80054cc:	d514      	bpl.n	80054f8 <_printf_i+0x1ac>
 80054ce:	07df      	lsls	r7, r3, #31
 80054d0:	bf44      	itt	mi
 80054d2:	f043 0320 	orrmi.w	r3, r3, #32
 80054d6:	6023      	strmi	r3, [r4, #0]
 80054d8:	b91e      	cbnz	r6, 80054e2 <_printf_i+0x196>
 80054da:	6823      	ldr	r3, [r4, #0]
 80054dc:	f023 0320 	bic.w	r3, r3, #32
 80054e0:	6023      	str	r3, [r4, #0]
 80054e2:	2310      	movs	r3, #16
 80054e4:	e7b0      	b.n	8005448 <_printf_i+0xfc>
 80054e6:	6823      	ldr	r3, [r4, #0]
 80054e8:	f043 0320 	orr.w	r3, r3, #32
 80054ec:	6023      	str	r3, [r4, #0]
 80054ee:	2378      	movs	r3, #120	; 0x78
 80054f0:	4828      	ldr	r0, [pc, #160]	; (8005594 <_printf_i+0x248>)
 80054f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80054f6:	e7e3      	b.n	80054c0 <_printf_i+0x174>
 80054f8:	0659      	lsls	r1, r3, #25
 80054fa:	bf48      	it	mi
 80054fc:	b2b6      	uxthmi	r6, r6
 80054fe:	e7e6      	b.n	80054ce <_printf_i+0x182>
 8005500:	4615      	mov	r5, r2
 8005502:	e7bb      	b.n	800547c <_printf_i+0x130>
 8005504:	682b      	ldr	r3, [r5, #0]
 8005506:	6826      	ldr	r6, [r4, #0]
 8005508:	6961      	ldr	r1, [r4, #20]
 800550a:	1d18      	adds	r0, r3, #4
 800550c:	6028      	str	r0, [r5, #0]
 800550e:	0635      	lsls	r5, r6, #24
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	d501      	bpl.n	8005518 <_printf_i+0x1cc>
 8005514:	6019      	str	r1, [r3, #0]
 8005516:	e002      	b.n	800551e <_printf_i+0x1d2>
 8005518:	0670      	lsls	r0, r6, #25
 800551a:	d5fb      	bpl.n	8005514 <_printf_i+0x1c8>
 800551c:	8019      	strh	r1, [r3, #0]
 800551e:	2300      	movs	r3, #0
 8005520:	6123      	str	r3, [r4, #16]
 8005522:	4615      	mov	r5, r2
 8005524:	e7ba      	b.n	800549c <_printf_i+0x150>
 8005526:	682b      	ldr	r3, [r5, #0]
 8005528:	1d1a      	adds	r2, r3, #4
 800552a:	602a      	str	r2, [r5, #0]
 800552c:	681d      	ldr	r5, [r3, #0]
 800552e:	6862      	ldr	r2, [r4, #4]
 8005530:	2100      	movs	r1, #0
 8005532:	4628      	mov	r0, r5
 8005534:	f7fa fe4c 	bl	80001d0 <memchr>
 8005538:	b108      	cbz	r0, 800553e <_printf_i+0x1f2>
 800553a:	1b40      	subs	r0, r0, r5
 800553c:	6060      	str	r0, [r4, #4]
 800553e:	6863      	ldr	r3, [r4, #4]
 8005540:	6123      	str	r3, [r4, #16]
 8005542:	2300      	movs	r3, #0
 8005544:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005548:	e7a8      	b.n	800549c <_printf_i+0x150>
 800554a:	6923      	ldr	r3, [r4, #16]
 800554c:	462a      	mov	r2, r5
 800554e:	4649      	mov	r1, r9
 8005550:	4640      	mov	r0, r8
 8005552:	47d0      	blx	sl
 8005554:	3001      	adds	r0, #1
 8005556:	d0ab      	beq.n	80054b0 <_printf_i+0x164>
 8005558:	6823      	ldr	r3, [r4, #0]
 800555a:	079b      	lsls	r3, r3, #30
 800555c:	d413      	bmi.n	8005586 <_printf_i+0x23a>
 800555e:	68e0      	ldr	r0, [r4, #12]
 8005560:	9b03      	ldr	r3, [sp, #12]
 8005562:	4298      	cmp	r0, r3
 8005564:	bfb8      	it	lt
 8005566:	4618      	movlt	r0, r3
 8005568:	e7a4      	b.n	80054b4 <_printf_i+0x168>
 800556a:	2301      	movs	r3, #1
 800556c:	4632      	mov	r2, r6
 800556e:	4649      	mov	r1, r9
 8005570:	4640      	mov	r0, r8
 8005572:	47d0      	blx	sl
 8005574:	3001      	adds	r0, #1
 8005576:	d09b      	beq.n	80054b0 <_printf_i+0x164>
 8005578:	3501      	adds	r5, #1
 800557a:	68e3      	ldr	r3, [r4, #12]
 800557c:	9903      	ldr	r1, [sp, #12]
 800557e:	1a5b      	subs	r3, r3, r1
 8005580:	42ab      	cmp	r3, r5
 8005582:	dcf2      	bgt.n	800556a <_printf_i+0x21e>
 8005584:	e7eb      	b.n	800555e <_printf_i+0x212>
 8005586:	2500      	movs	r5, #0
 8005588:	f104 0619 	add.w	r6, r4, #25
 800558c:	e7f5      	b.n	800557a <_printf_i+0x22e>
 800558e:	bf00      	nop
 8005590:	08005ca5 	.word	0x08005ca5
 8005594:	08005cb6 	.word	0x08005cb6

08005598 <_sbrk_r>:
 8005598:	b538      	push	{r3, r4, r5, lr}
 800559a:	4d06      	ldr	r5, [pc, #24]	; (80055b4 <_sbrk_r+0x1c>)
 800559c:	2300      	movs	r3, #0
 800559e:	4604      	mov	r4, r0
 80055a0:	4608      	mov	r0, r1
 80055a2:	602b      	str	r3, [r5, #0]
 80055a4:	f7fb fd98 	bl	80010d8 <_sbrk>
 80055a8:	1c43      	adds	r3, r0, #1
 80055aa:	d102      	bne.n	80055b2 <_sbrk_r+0x1a>
 80055ac:	682b      	ldr	r3, [r5, #0]
 80055ae:	b103      	cbz	r3, 80055b2 <_sbrk_r+0x1a>
 80055b0:	6023      	str	r3, [r4, #0]
 80055b2:	bd38      	pop	{r3, r4, r5, pc}
 80055b4:	200002bc 	.word	0x200002bc

080055b8 <__sread>:
 80055b8:	b510      	push	{r4, lr}
 80055ba:	460c      	mov	r4, r1
 80055bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055c0:	f000 fab2 	bl	8005b28 <_read_r>
 80055c4:	2800      	cmp	r0, #0
 80055c6:	bfab      	itete	ge
 80055c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80055ca:	89a3      	ldrhlt	r3, [r4, #12]
 80055cc:	181b      	addge	r3, r3, r0
 80055ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80055d2:	bfac      	ite	ge
 80055d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80055d6:	81a3      	strhlt	r3, [r4, #12]
 80055d8:	bd10      	pop	{r4, pc}

080055da <__swrite>:
 80055da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055de:	461f      	mov	r7, r3
 80055e0:	898b      	ldrh	r3, [r1, #12]
 80055e2:	05db      	lsls	r3, r3, #23
 80055e4:	4605      	mov	r5, r0
 80055e6:	460c      	mov	r4, r1
 80055e8:	4616      	mov	r6, r2
 80055ea:	d505      	bpl.n	80055f8 <__swrite+0x1e>
 80055ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055f0:	2302      	movs	r3, #2
 80055f2:	2200      	movs	r2, #0
 80055f4:	f000 f9c8 	bl	8005988 <_lseek_r>
 80055f8:	89a3      	ldrh	r3, [r4, #12]
 80055fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005602:	81a3      	strh	r3, [r4, #12]
 8005604:	4632      	mov	r2, r6
 8005606:	463b      	mov	r3, r7
 8005608:	4628      	mov	r0, r5
 800560a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800560e:	f000 b869 	b.w	80056e4 <_write_r>

08005612 <__sseek>:
 8005612:	b510      	push	{r4, lr}
 8005614:	460c      	mov	r4, r1
 8005616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800561a:	f000 f9b5 	bl	8005988 <_lseek_r>
 800561e:	1c43      	adds	r3, r0, #1
 8005620:	89a3      	ldrh	r3, [r4, #12]
 8005622:	bf15      	itete	ne
 8005624:	6560      	strne	r0, [r4, #84]	; 0x54
 8005626:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800562a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800562e:	81a3      	strheq	r3, [r4, #12]
 8005630:	bf18      	it	ne
 8005632:	81a3      	strhne	r3, [r4, #12]
 8005634:	bd10      	pop	{r4, pc}

08005636 <__sclose>:
 8005636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800563a:	f000 b8d3 	b.w	80057e4 <_close_r>
	...

08005640 <__swbuf_r>:
 8005640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005642:	460e      	mov	r6, r1
 8005644:	4614      	mov	r4, r2
 8005646:	4605      	mov	r5, r0
 8005648:	b118      	cbz	r0, 8005652 <__swbuf_r+0x12>
 800564a:	6983      	ldr	r3, [r0, #24]
 800564c:	b90b      	cbnz	r3, 8005652 <__swbuf_r+0x12>
 800564e:	f7ff fb81 	bl	8004d54 <__sinit>
 8005652:	4b21      	ldr	r3, [pc, #132]	; (80056d8 <__swbuf_r+0x98>)
 8005654:	429c      	cmp	r4, r3
 8005656:	d12b      	bne.n	80056b0 <__swbuf_r+0x70>
 8005658:	686c      	ldr	r4, [r5, #4]
 800565a:	69a3      	ldr	r3, [r4, #24]
 800565c:	60a3      	str	r3, [r4, #8]
 800565e:	89a3      	ldrh	r3, [r4, #12]
 8005660:	071a      	lsls	r2, r3, #28
 8005662:	d52f      	bpl.n	80056c4 <__swbuf_r+0x84>
 8005664:	6923      	ldr	r3, [r4, #16]
 8005666:	b36b      	cbz	r3, 80056c4 <__swbuf_r+0x84>
 8005668:	6923      	ldr	r3, [r4, #16]
 800566a:	6820      	ldr	r0, [r4, #0]
 800566c:	1ac0      	subs	r0, r0, r3
 800566e:	6963      	ldr	r3, [r4, #20]
 8005670:	b2f6      	uxtb	r6, r6
 8005672:	4283      	cmp	r3, r0
 8005674:	4637      	mov	r7, r6
 8005676:	dc04      	bgt.n	8005682 <__swbuf_r+0x42>
 8005678:	4621      	mov	r1, r4
 800567a:	4628      	mov	r0, r5
 800567c:	f000 f948 	bl	8005910 <_fflush_r>
 8005680:	bb30      	cbnz	r0, 80056d0 <__swbuf_r+0x90>
 8005682:	68a3      	ldr	r3, [r4, #8]
 8005684:	3b01      	subs	r3, #1
 8005686:	60a3      	str	r3, [r4, #8]
 8005688:	6823      	ldr	r3, [r4, #0]
 800568a:	1c5a      	adds	r2, r3, #1
 800568c:	6022      	str	r2, [r4, #0]
 800568e:	701e      	strb	r6, [r3, #0]
 8005690:	6963      	ldr	r3, [r4, #20]
 8005692:	3001      	adds	r0, #1
 8005694:	4283      	cmp	r3, r0
 8005696:	d004      	beq.n	80056a2 <__swbuf_r+0x62>
 8005698:	89a3      	ldrh	r3, [r4, #12]
 800569a:	07db      	lsls	r3, r3, #31
 800569c:	d506      	bpl.n	80056ac <__swbuf_r+0x6c>
 800569e:	2e0a      	cmp	r6, #10
 80056a0:	d104      	bne.n	80056ac <__swbuf_r+0x6c>
 80056a2:	4621      	mov	r1, r4
 80056a4:	4628      	mov	r0, r5
 80056a6:	f000 f933 	bl	8005910 <_fflush_r>
 80056aa:	b988      	cbnz	r0, 80056d0 <__swbuf_r+0x90>
 80056ac:	4638      	mov	r0, r7
 80056ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056b0:	4b0a      	ldr	r3, [pc, #40]	; (80056dc <__swbuf_r+0x9c>)
 80056b2:	429c      	cmp	r4, r3
 80056b4:	d101      	bne.n	80056ba <__swbuf_r+0x7a>
 80056b6:	68ac      	ldr	r4, [r5, #8]
 80056b8:	e7cf      	b.n	800565a <__swbuf_r+0x1a>
 80056ba:	4b09      	ldr	r3, [pc, #36]	; (80056e0 <__swbuf_r+0xa0>)
 80056bc:	429c      	cmp	r4, r3
 80056be:	bf08      	it	eq
 80056c0:	68ec      	ldreq	r4, [r5, #12]
 80056c2:	e7ca      	b.n	800565a <__swbuf_r+0x1a>
 80056c4:	4621      	mov	r1, r4
 80056c6:	4628      	mov	r0, r5
 80056c8:	f000 f81e 	bl	8005708 <__swsetup_r>
 80056cc:	2800      	cmp	r0, #0
 80056ce:	d0cb      	beq.n	8005668 <__swbuf_r+0x28>
 80056d0:	f04f 37ff 	mov.w	r7, #4294967295
 80056d4:	e7ea      	b.n	80056ac <__swbuf_r+0x6c>
 80056d6:	bf00      	nop
 80056d8:	08005c54 	.word	0x08005c54
 80056dc:	08005c74 	.word	0x08005c74
 80056e0:	08005c34 	.word	0x08005c34

080056e4 <_write_r>:
 80056e4:	b538      	push	{r3, r4, r5, lr}
 80056e6:	4d07      	ldr	r5, [pc, #28]	; (8005704 <_write_r+0x20>)
 80056e8:	4604      	mov	r4, r0
 80056ea:	4608      	mov	r0, r1
 80056ec:	4611      	mov	r1, r2
 80056ee:	2200      	movs	r2, #0
 80056f0:	602a      	str	r2, [r5, #0]
 80056f2:	461a      	mov	r2, r3
 80056f4:	f7fb f878 	bl	80007e8 <_write>
 80056f8:	1c43      	adds	r3, r0, #1
 80056fa:	d102      	bne.n	8005702 <_write_r+0x1e>
 80056fc:	682b      	ldr	r3, [r5, #0]
 80056fe:	b103      	cbz	r3, 8005702 <_write_r+0x1e>
 8005700:	6023      	str	r3, [r4, #0]
 8005702:	bd38      	pop	{r3, r4, r5, pc}
 8005704:	200002bc 	.word	0x200002bc

08005708 <__swsetup_r>:
 8005708:	4b32      	ldr	r3, [pc, #200]	; (80057d4 <__swsetup_r+0xcc>)
 800570a:	b570      	push	{r4, r5, r6, lr}
 800570c:	681d      	ldr	r5, [r3, #0]
 800570e:	4606      	mov	r6, r0
 8005710:	460c      	mov	r4, r1
 8005712:	b125      	cbz	r5, 800571e <__swsetup_r+0x16>
 8005714:	69ab      	ldr	r3, [r5, #24]
 8005716:	b913      	cbnz	r3, 800571e <__swsetup_r+0x16>
 8005718:	4628      	mov	r0, r5
 800571a:	f7ff fb1b 	bl	8004d54 <__sinit>
 800571e:	4b2e      	ldr	r3, [pc, #184]	; (80057d8 <__swsetup_r+0xd0>)
 8005720:	429c      	cmp	r4, r3
 8005722:	d10f      	bne.n	8005744 <__swsetup_r+0x3c>
 8005724:	686c      	ldr	r4, [r5, #4]
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800572c:	0719      	lsls	r1, r3, #28
 800572e:	d42c      	bmi.n	800578a <__swsetup_r+0x82>
 8005730:	06dd      	lsls	r5, r3, #27
 8005732:	d411      	bmi.n	8005758 <__swsetup_r+0x50>
 8005734:	2309      	movs	r3, #9
 8005736:	6033      	str	r3, [r6, #0]
 8005738:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800573c:	81a3      	strh	r3, [r4, #12]
 800573e:	f04f 30ff 	mov.w	r0, #4294967295
 8005742:	e03e      	b.n	80057c2 <__swsetup_r+0xba>
 8005744:	4b25      	ldr	r3, [pc, #148]	; (80057dc <__swsetup_r+0xd4>)
 8005746:	429c      	cmp	r4, r3
 8005748:	d101      	bne.n	800574e <__swsetup_r+0x46>
 800574a:	68ac      	ldr	r4, [r5, #8]
 800574c:	e7eb      	b.n	8005726 <__swsetup_r+0x1e>
 800574e:	4b24      	ldr	r3, [pc, #144]	; (80057e0 <__swsetup_r+0xd8>)
 8005750:	429c      	cmp	r4, r3
 8005752:	bf08      	it	eq
 8005754:	68ec      	ldreq	r4, [r5, #12]
 8005756:	e7e6      	b.n	8005726 <__swsetup_r+0x1e>
 8005758:	0758      	lsls	r0, r3, #29
 800575a:	d512      	bpl.n	8005782 <__swsetup_r+0x7a>
 800575c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800575e:	b141      	cbz	r1, 8005772 <__swsetup_r+0x6a>
 8005760:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005764:	4299      	cmp	r1, r3
 8005766:	d002      	beq.n	800576e <__swsetup_r+0x66>
 8005768:	4630      	mov	r0, r6
 800576a:	f000 f991 	bl	8005a90 <_free_r>
 800576e:	2300      	movs	r3, #0
 8005770:	6363      	str	r3, [r4, #52]	; 0x34
 8005772:	89a3      	ldrh	r3, [r4, #12]
 8005774:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005778:	81a3      	strh	r3, [r4, #12]
 800577a:	2300      	movs	r3, #0
 800577c:	6063      	str	r3, [r4, #4]
 800577e:	6923      	ldr	r3, [r4, #16]
 8005780:	6023      	str	r3, [r4, #0]
 8005782:	89a3      	ldrh	r3, [r4, #12]
 8005784:	f043 0308 	orr.w	r3, r3, #8
 8005788:	81a3      	strh	r3, [r4, #12]
 800578a:	6923      	ldr	r3, [r4, #16]
 800578c:	b94b      	cbnz	r3, 80057a2 <__swsetup_r+0x9a>
 800578e:	89a3      	ldrh	r3, [r4, #12]
 8005790:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005798:	d003      	beq.n	80057a2 <__swsetup_r+0x9a>
 800579a:	4621      	mov	r1, r4
 800579c:	4630      	mov	r0, r6
 800579e:	f000 f92b 	bl	80059f8 <__smakebuf_r>
 80057a2:	89a0      	ldrh	r0, [r4, #12]
 80057a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057a8:	f010 0301 	ands.w	r3, r0, #1
 80057ac:	d00a      	beq.n	80057c4 <__swsetup_r+0xbc>
 80057ae:	2300      	movs	r3, #0
 80057b0:	60a3      	str	r3, [r4, #8]
 80057b2:	6963      	ldr	r3, [r4, #20]
 80057b4:	425b      	negs	r3, r3
 80057b6:	61a3      	str	r3, [r4, #24]
 80057b8:	6923      	ldr	r3, [r4, #16]
 80057ba:	b943      	cbnz	r3, 80057ce <__swsetup_r+0xc6>
 80057bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80057c0:	d1ba      	bne.n	8005738 <__swsetup_r+0x30>
 80057c2:	bd70      	pop	{r4, r5, r6, pc}
 80057c4:	0781      	lsls	r1, r0, #30
 80057c6:	bf58      	it	pl
 80057c8:	6963      	ldrpl	r3, [r4, #20]
 80057ca:	60a3      	str	r3, [r4, #8]
 80057cc:	e7f4      	b.n	80057b8 <__swsetup_r+0xb0>
 80057ce:	2000      	movs	r0, #0
 80057d0:	e7f7      	b.n	80057c2 <__swsetup_r+0xba>
 80057d2:	bf00      	nop
 80057d4:	2000007c 	.word	0x2000007c
 80057d8:	08005c54 	.word	0x08005c54
 80057dc:	08005c74 	.word	0x08005c74
 80057e0:	08005c34 	.word	0x08005c34

080057e4 <_close_r>:
 80057e4:	b538      	push	{r3, r4, r5, lr}
 80057e6:	4d06      	ldr	r5, [pc, #24]	; (8005800 <_close_r+0x1c>)
 80057e8:	2300      	movs	r3, #0
 80057ea:	4604      	mov	r4, r0
 80057ec:	4608      	mov	r0, r1
 80057ee:	602b      	str	r3, [r5, #0]
 80057f0:	f7fb fc3d 	bl	800106e <_close>
 80057f4:	1c43      	adds	r3, r0, #1
 80057f6:	d102      	bne.n	80057fe <_close_r+0x1a>
 80057f8:	682b      	ldr	r3, [r5, #0]
 80057fa:	b103      	cbz	r3, 80057fe <_close_r+0x1a>
 80057fc:	6023      	str	r3, [r4, #0]
 80057fe:	bd38      	pop	{r3, r4, r5, pc}
 8005800:	200002bc 	.word	0x200002bc

08005804 <__sflush_r>:
 8005804:	898a      	ldrh	r2, [r1, #12]
 8005806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800580a:	4605      	mov	r5, r0
 800580c:	0710      	lsls	r0, r2, #28
 800580e:	460c      	mov	r4, r1
 8005810:	d458      	bmi.n	80058c4 <__sflush_r+0xc0>
 8005812:	684b      	ldr	r3, [r1, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	dc05      	bgt.n	8005824 <__sflush_r+0x20>
 8005818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800581a:	2b00      	cmp	r3, #0
 800581c:	dc02      	bgt.n	8005824 <__sflush_r+0x20>
 800581e:	2000      	movs	r0, #0
 8005820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005826:	2e00      	cmp	r6, #0
 8005828:	d0f9      	beq.n	800581e <__sflush_r+0x1a>
 800582a:	2300      	movs	r3, #0
 800582c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005830:	682f      	ldr	r7, [r5, #0]
 8005832:	602b      	str	r3, [r5, #0]
 8005834:	d032      	beq.n	800589c <__sflush_r+0x98>
 8005836:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005838:	89a3      	ldrh	r3, [r4, #12]
 800583a:	075a      	lsls	r2, r3, #29
 800583c:	d505      	bpl.n	800584a <__sflush_r+0x46>
 800583e:	6863      	ldr	r3, [r4, #4]
 8005840:	1ac0      	subs	r0, r0, r3
 8005842:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005844:	b10b      	cbz	r3, 800584a <__sflush_r+0x46>
 8005846:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005848:	1ac0      	subs	r0, r0, r3
 800584a:	2300      	movs	r3, #0
 800584c:	4602      	mov	r2, r0
 800584e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005850:	6a21      	ldr	r1, [r4, #32]
 8005852:	4628      	mov	r0, r5
 8005854:	47b0      	blx	r6
 8005856:	1c43      	adds	r3, r0, #1
 8005858:	89a3      	ldrh	r3, [r4, #12]
 800585a:	d106      	bne.n	800586a <__sflush_r+0x66>
 800585c:	6829      	ldr	r1, [r5, #0]
 800585e:	291d      	cmp	r1, #29
 8005860:	d82c      	bhi.n	80058bc <__sflush_r+0xb8>
 8005862:	4a2a      	ldr	r2, [pc, #168]	; (800590c <__sflush_r+0x108>)
 8005864:	40ca      	lsrs	r2, r1
 8005866:	07d6      	lsls	r6, r2, #31
 8005868:	d528      	bpl.n	80058bc <__sflush_r+0xb8>
 800586a:	2200      	movs	r2, #0
 800586c:	6062      	str	r2, [r4, #4]
 800586e:	04d9      	lsls	r1, r3, #19
 8005870:	6922      	ldr	r2, [r4, #16]
 8005872:	6022      	str	r2, [r4, #0]
 8005874:	d504      	bpl.n	8005880 <__sflush_r+0x7c>
 8005876:	1c42      	adds	r2, r0, #1
 8005878:	d101      	bne.n	800587e <__sflush_r+0x7a>
 800587a:	682b      	ldr	r3, [r5, #0]
 800587c:	b903      	cbnz	r3, 8005880 <__sflush_r+0x7c>
 800587e:	6560      	str	r0, [r4, #84]	; 0x54
 8005880:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005882:	602f      	str	r7, [r5, #0]
 8005884:	2900      	cmp	r1, #0
 8005886:	d0ca      	beq.n	800581e <__sflush_r+0x1a>
 8005888:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800588c:	4299      	cmp	r1, r3
 800588e:	d002      	beq.n	8005896 <__sflush_r+0x92>
 8005890:	4628      	mov	r0, r5
 8005892:	f000 f8fd 	bl	8005a90 <_free_r>
 8005896:	2000      	movs	r0, #0
 8005898:	6360      	str	r0, [r4, #52]	; 0x34
 800589a:	e7c1      	b.n	8005820 <__sflush_r+0x1c>
 800589c:	6a21      	ldr	r1, [r4, #32]
 800589e:	2301      	movs	r3, #1
 80058a0:	4628      	mov	r0, r5
 80058a2:	47b0      	blx	r6
 80058a4:	1c41      	adds	r1, r0, #1
 80058a6:	d1c7      	bne.n	8005838 <__sflush_r+0x34>
 80058a8:	682b      	ldr	r3, [r5, #0]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d0c4      	beq.n	8005838 <__sflush_r+0x34>
 80058ae:	2b1d      	cmp	r3, #29
 80058b0:	d001      	beq.n	80058b6 <__sflush_r+0xb2>
 80058b2:	2b16      	cmp	r3, #22
 80058b4:	d101      	bne.n	80058ba <__sflush_r+0xb6>
 80058b6:	602f      	str	r7, [r5, #0]
 80058b8:	e7b1      	b.n	800581e <__sflush_r+0x1a>
 80058ba:	89a3      	ldrh	r3, [r4, #12]
 80058bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058c0:	81a3      	strh	r3, [r4, #12]
 80058c2:	e7ad      	b.n	8005820 <__sflush_r+0x1c>
 80058c4:	690f      	ldr	r7, [r1, #16]
 80058c6:	2f00      	cmp	r7, #0
 80058c8:	d0a9      	beq.n	800581e <__sflush_r+0x1a>
 80058ca:	0793      	lsls	r3, r2, #30
 80058cc:	680e      	ldr	r6, [r1, #0]
 80058ce:	bf08      	it	eq
 80058d0:	694b      	ldreq	r3, [r1, #20]
 80058d2:	600f      	str	r7, [r1, #0]
 80058d4:	bf18      	it	ne
 80058d6:	2300      	movne	r3, #0
 80058d8:	eba6 0807 	sub.w	r8, r6, r7
 80058dc:	608b      	str	r3, [r1, #8]
 80058de:	f1b8 0f00 	cmp.w	r8, #0
 80058e2:	dd9c      	ble.n	800581e <__sflush_r+0x1a>
 80058e4:	6a21      	ldr	r1, [r4, #32]
 80058e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80058e8:	4643      	mov	r3, r8
 80058ea:	463a      	mov	r2, r7
 80058ec:	4628      	mov	r0, r5
 80058ee:	47b0      	blx	r6
 80058f0:	2800      	cmp	r0, #0
 80058f2:	dc06      	bgt.n	8005902 <__sflush_r+0xfe>
 80058f4:	89a3      	ldrh	r3, [r4, #12]
 80058f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058fa:	81a3      	strh	r3, [r4, #12]
 80058fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005900:	e78e      	b.n	8005820 <__sflush_r+0x1c>
 8005902:	4407      	add	r7, r0
 8005904:	eba8 0800 	sub.w	r8, r8, r0
 8005908:	e7e9      	b.n	80058de <__sflush_r+0xda>
 800590a:	bf00      	nop
 800590c:	20400001 	.word	0x20400001

08005910 <_fflush_r>:
 8005910:	b538      	push	{r3, r4, r5, lr}
 8005912:	690b      	ldr	r3, [r1, #16]
 8005914:	4605      	mov	r5, r0
 8005916:	460c      	mov	r4, r1
 8005918:	b913      	cbnz	r3, 8005920 <_fflush_r+0x10>
 800591a:	2500      	movs	r5, #0
 800591c:	4628      	mov	r0, r5
 800591e:	bd38      	pop	{r3, r4, r5, pc}
 8005920:	b118      	cbz	r0, 800592a <_fflush_r+0x1a>
 8005922:	6983      	ldr	r3, [r0, #24]
 8005924:	b90b      	cbnz	r3, 800592a <_fflush_r+0x1a>
 8005926:	f7ff fa15 	bl	8004d54 <__sinit>
 800592a:	4b14      	ldr	r3, [pc, #80]	; (800597c <_fflush_r+0x6c>)
 800592c:	429c      	cmp	r4, r3
 800592e:	d11b      	bne.n	8005968 <_fflush_r+0x58>
 8005930:	686c      	ldr	r4, [r5, #4]
 8005932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d0ef      	beq.n	800591a <_fflush_r+0xa>
 800593a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800593c:	07d0      	lsls	r0, r2, #31
 800593e:	d404      	bmi.n	800594a <_fflush_r+0x3a>
 8005940:	0599      	lsls	r1, r3, #22
 8005942:	d402      	bmi.n	800594a <_fflush_r+0x3a>
 8005944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005946:	f7ff faa3 	bl	8004e90 <__retarget_lock_acquire_recursive>
 800594a:	4628      	mov	r0, r5
 800594c:	4621      	mov	r1, r4
 800594e:	f7ff ff59 	bl	8005804 <__sflush_r>
 8005952:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005954:	07da      	lsls	r2, r3, #31
 8005956:	4605      	mov	r5, r0
 8005958:	d4e0      	bmi.n	800591c <_fflush_r+0xc>
 800595a:	89a3      	ldrh	r3, [r4, #12]
 800595c:	059b      	lsls	r3, r3, #22
 800595e:	d4dd      	bmi.n	800591c <_fflush_r+0xc>
 8005960:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005962:	f7ff fa96 	bl	8004e92 <__retarget_lock_release_recursive>
 8005966:	e7d9      	b.n	800591c <_fflush_r+0xc>
 8005968:	4b05      	ldr	r3, [pc, #20]	; (8005980 <_fflush_r+0x70>)
 800596a:	429c      	cmp	r4, r3
 800596c:	d101      	bne.n	8005972 <_fflush_r+0x62>
 800596e:	68ac      	ldr	r4, [r5, #8]
 8005970:	e7df      	b.n	8005932 <_fflush_r+0x22>
 8005972:	4b04      	ldr	r3, [pc, #16]	; (8005984 <_fflush_r+0x74>)
 8005974:	429c      	cmp	r4, r3
 8005976:	bf08      	it	eq
 8005978:	68ec      	ldreq	r4, [r5, #12]
 800597a:	e7da      	b.n	8005932 <_fflush_r+0x22>
 800597c:	08005c54 	.word	0x08005c54
 8005980:	08005c74 	.word	0x08005c74
 8005984:	08005c34 	.word	0x08005c34

08005988 <_lseek_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4d07      	ldr	r5, [pc, #28]	; (80059a8 <_lseek_r+0x20>)
 800598c:	4604      	mov	r4, r0
 800598e:	4608      	mov	r0, r1
 8005990:	4611      	mov	r1, r2
 8005992:	2200      	movs	r2, #0
 8005994:	602a      	str	r2, [r5, #0]
 8005996:	461a      	mov	r2, r3
 8005998:	f7fb fb90 	bl	80010bc <_lseek>
 800599c:	1c43      	adds	r3, r0, #1
 800599e:	d102      	bne.n	80059a6 <_lseek_r+0x1e>
 80059a0:	682b      	ldr	r3, [r5, #0]
 80059a2:	b103      	cbz	r3, 80059a6 <_lseek_r+0x1e>
 80059a4:	6023      	str	r3, [r4, #0]
 80059a6:	bd38      	pop	{r3, r4, r5, pc}
 80059a8:	200002bc 	.word	0x200002bc

080059ac <__swhatbuf_r>:
 80059ac:	b570      	push	{r4, r5, r6, lr}
 80059ae:	460e      	mov	r6, r1
 80059b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059b4:	2900      	cmp	r1, #0
 80059b6:	b096      	sub	sp, #88	; 0x58
 80059b8:	4614      	mov	r4, r2
 80059ba:	461d      	mov	r5, r3
 80059bc:	da08      	bge.n	80059d0 <__swhatbuf_r+0x24>
 80059be:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	602a      	str	r2, [r5, #0]
 80059c6:	061a      	lsls	r2, r3, #24
 80059c8:	d410      	bmi.n	80059ec <__swhatbuf_r+0x40>
 80059ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059ce:	e00e      	b.n	80059ee <__swhatbuf_r+0x42>
 80059d0:	466a      	mov	r2, sp
 80059d2:	f000 f8bb 	bl	8005b4c <_fstat_r>
 80059d6:	2800      	cmp	r0, #0
 80059d8:	dbf1      	blt.n	80059be <__swhatbuf_r+0x12>
 80059da:	9a01      	ldr	r2, [sp, #4]
 80059dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80059e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80059e4:	425a      	negs	r2, r3
 80059e6:	415a      	adcs	r2, r3
 80059e8:	602a      	str	r2, [r5, #0]
 80059ea:	e7ee      	b.n	80059ca <__swhatbuf_r+0x1e>
 80059ec:	2340      	movs	r3, #64	; 0x40
 80059ee:	2000      	movs	r0, #0
 80059f0:	6023      	str	r3, [r4, #0]
 80059f2:	b016      	add	sp, #88	; 0x58
 80059f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080059f8 <__smakebuf_r>:
 80059f8:	898b      	ldrh	r3, [r1, #12]
 80059fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80059fc:	079d      	lsls	r5, r3, #30
 80059fe:	4606      	mov	r6, r0
 8005a00:	460c      	mov	r4, r1
 8005a02:	d507      	bpl.n	8005a14 <__smakebuf_r+0x1c>
 8005a04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005a08:	6023      	str	r3, [r4, #0]
 8005a0a:	6123      	str	r3, [r4, #16]
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	6163      	str	r3, [r4, #20]
 8005a10:	b002      	add	sp, #8
 8005a12:	bd70      	pop	{r4, r5, r6, pc}
 8005a14:	ab01      	add	r3, sp, #4
 8005a16:	466a      	mov	r2, sp
 8005a18:	f7ff ffc8 	bl	80059ac <__swhatbuf_r>
 8005a1c:	9900      	ldr	r1, [sp, #0]
 8005a1e:	4605      	mov	r5, r0
 8005a20:	4630      	mov	r0, r6
 8005a22:	f7ff fa57 	bl	8004ed4 <_malloc_r>
 8005a26:	b948      	cbnz	r0, 8005a3c <__smakebuf_r+0x44>
 8005a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a2c:	059a      	lsls	r2, r3, #22
 8005a2e:	d4ef      	bmi.n	8005a10 <__smakebuf_r+0x18>
 8005a30:	f023 0303 	bic.w	r3, r3, #3
 8005a34:	f043 0302 	orr.w	r3, r3, #2
 8005a38:	81a3      	strh	r3, [r4, #12]
 8005a3a:	e7e3      	b.n	8005a04 <__smakebuf_r+0xc>
 8005a3c:	4b0d      	ldr	r3, [pc, #52]	; (8005a74 <__smakebuf_r+0x7c>)
 8005a3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005a40:	89a3      	ldrh	r3, [r4, #12]
 8005a42:	6020      	str	r0, [r4, #0]
 8005a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a48:	81a3      	strh	r3, [r4, #12]
 8005a4a:	9b00      	ldr	r3, [sp, #0]
 8005a4c:	6163      	str	r3, [r4, #20]
 8005a4e:	9b01      	ldr	r3, [sp, #4]
 8005a50:	6120      	str	r0, [r4, #16]
 8005a52:	b15b      	cbz	r3, 8005a6c <__smakebuf_r+0x74>
 8005a54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a58:	4630      	mov	r0, r6
 8005a5a:	f000 f889 	bl	8005b70 <_isatty_r>
 8005a5e:	b128      	cbz	r0, 8005a6c <__smakebuf_r+0x74>
 8005a60:	89a3      	ldrh	r3, [r4, #12]
 8005a62:	f023 0303 	bic.w	r3, r3, #3
 8005a66:	f043 0301 	orr.w	r3, r3, #1
 8005a6a:	81a3      	strh	r3, [r4, #12]
 8005a6c:	89a0      	ldrh	r0, [r4, #12]
 8005a6e:	4305      	orrs	r5, r0
 8005a70:	81a5      	strh	r5, [r4, #12]
 8005a72:	e7cd      	b.n	8005a10 <__smakebuf_r+0x18>
 8005a74:	08004ced 	.word	0x08004ced

08005a78 <__malloc_lock>:
 8005a78:	4801      	ldr	r0, [pc, #4]	; (8005a80 <__malloc_lock+0x8>)
 8005a7a:	f7ff ba09 	b.w	8004e90 <__retarget_lock_acquire_recursive>
 8005a7e:	bf00      	nop
 8005a80:	200002b0 	.word	0x200002b0

08005a84 <__malloc_unlock>:
 8005a84:	4801      	ldr	r0, [pc, #4]	; (8005a8c <__malloc_unlock+0x8>)
 8005a86:	f7ff ba04 	b.w	8004e92 <__retarget_lock_release_recursive>
 8005a8a:	bf00      	nop
 8005a8c:	200002b0 	.word	0x200002b0

08005a90 <_free_r>:
 8005a90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a92:	2900      	cmp	r1, #0
 8005a94:	d044      	beq.n	8005b20 <_free_r+0x90>
 8005a96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a9a:	9001      	str	r0, [sp, #4]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f1a1 0404 	sub.w	r4, r1, #4
 8005aa2:	bfb8      	it	lt
 8005aa4:	18e4      	addlt	r4, r4, r3
 8005aa6:	f7ff ffe7 	bl	8005a78 <__malloc_lock>
 8005aaa:	4a1e      	ldr	r2, [pc, #120]	; (8005b24 <_free_r+0x94>)
 8005aac:	9801      	ldr	r0, [sp, #4]
 8005aae:	6813      	ldr	r3, [r2, #0]
 8005ab0:	b933      	cbnz	r3, 8005ac0 <_free_r+0x30>
 8005ab2:	6063      	str	r3, [r4, #4]
 8005ab4:	6014      	str	r4, [r2, #0]
 8005ab6:	b003      	add	sp, #12
 8005ab8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005abc:	f7ff bfe2 	b.w	8005a84 <__malloc_unlock>
 8005ac0:	42a3      	cmp	r3, r4
 8005ac2:	d908      	bls.n	8005ad6 <_free_r+0x46>
 8005ac4:	6825      	ldr	r5, [r4, #0]
 8005ac6:	1961      	adds	r1, r4, r5
 8005ac8:	428b      	cmp	r3, r1
 8005aca:	bf01      	itttt	eq
 8005acc:	6819      	ldreq	r1, [r3, #0]
 8005ace:	685b      	ldreq	r3, [r3, #4]
 8005ad0:	1949      	addeq	r1, r1, r5
 8005ad2:	6021      	streq	r1, [r4, #0]
 8005ad4:	e7ed      	b.n	8005ab2 <_free_r+0x22>
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	b10b      	cbz	r3, 8005ae0 <_free_r+0x50>
 8005adc:	42a3      	cmp	r3, r4
 8005ade:	d9fa      	bls.n	8005ad6 <_free_r+0x46>
 8005ae0:	6811      	ldr	r1, [r2, #0]
 8005ae2:	1855      	adds	r5, r2, r1
 8005ae4:	42a5      	cmp	r5, r4
 8005ae6:	d10b      	bne.n	8005b00 <_free_r+0x70>
 8005ae8:	6824      	ldr	r4, [r4, #0]
 8005aea:	4421      	add	r1, r4
 8005aec:	1854      	adds	r4, r2, r1
 8005aee:	42a3      	cmp	r3, r4
 8005af0:	6011      	str	r1, [r2, #0]
 8005af2:	d1e0      	bne.n	8005ab6 <_free_r+0x26>
 8005af4:	681c      	ldr	r4, [r3, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	6053      	str	r3, [r2, #4]
 8005afa:	4421      	add	r1, r4
 8005afc:	6011      	str	r1, [r2, #0]
 8005afe:	e7da      	b.n	8005ab6 <_free_r+0x26>
 8005b00:	d902      	bls.n	8005b08 <_free_r+0x78>
 8005b02:	230c      	movs	r3, #12
 8005b04:	6003      	str	r3, [r0, #0]
 8005b06:	e7d6      	b.n	8005ab6 <_free_r+0x26>
 8005b08:	6825      	ldr	r5, [r4, #0]
 8005b0a:	1961      	adds	r1, r4, r5
 8005b0c:	428b      	cmp	r3, r1
 8005b0e:	bf04      	itt	eq
 8005b10:	6819      	ldreq	r1, [r3, #0]
 8005b12:	685b      	ldreq	r3, [r3, #4]
 8005b14:	6063      	str	r3, [r4, #4]
 8005b16:	bf04      	itt	eq
 8005b18:	1949      	addeq	r1, r1, r5
 8005b1a:	6021      	streq	r1, [r4, #0]
 8005b1c:	6054      	str	r4, [r2, #4]
 8005b1e:	e7ca      	b.n	8005ab6 <_free_r+0x26>
 8005b20:	b003      	add	sp, #12
 8005b22:	bd30      	pop	{r4, r5, pc}
 8005b24:	200002b4 	.word	0x200002b4

08005b28 <_read_r>:
 8005b28:	b538      	push	{r3, r4, r5, lr}
 8005b2a:	4d07      	ldr	r5, [pc, #28]	; (8005b48 <_read_r+0x20>)
 8005b2c:	4604      	mov	r4, r0
 8005b2e:	4608      	mov	r0, r1
 8005b30:	4611      	mov	r1, r2
 8005b32:	2200      	movs	r2, #0
 8005b34:	602a      	str	r2, [r5, #0]
 8005b36:	461a      	mov	r2, r3
 8005b38:	f7fb fa7c 	bl	8001034 <_read>
 8005b3c:	1c43      	adds	r3, r0, #1
 8005b3e:	d102      	bne.n	8005b46 <_read_r+0x1e>
 8005b40:	682b      	ldr	r3, [r5, #0]
 8005b42:	b103      	cbz	r3, 8005b46 <_read_r+0x1e>
 8005b44:	6023      	str	r3, [r4, #0]
 8005b46:	bd38      	pop	{r3, r4, r5, pc}
 8005b48:	200002bc 	.word	0x200002bc

08005b4c <_fstat_r>:
 8005b4c:	b538      	push	{r3, r4, r5, lr}
 8005b4e:	4d07      	ldr	r5, [pc, #28]	; (8005b6c <_fstat_r+0x20>)
 8005b50:	2300      	movs	r3, #0
 8005b52:	4604      	mov	r4, r0
 8005b54:	4608      	mov	r0, r1
 8005b56:	4611      	mov	r1, r2
 8005b58:	602b      	str	r3, [r5, #0]
 8005b5a:	f7fb fa94 	bl	8001086 <_fstat>
 8005b5e:	1c43      	adds	r3, r0, #1
 8005b60:	d102      	bne.n	8005b68 <_fstat_r+0x1c>
 8005b62:	682b      	ldr	r3, [r5, #0]
 8005b64:	b103      	cbz	r3, 8005b68 <_fstat_r+0x1c>
 8005b66:	6023      	str	r3, [r4, #0]
 8005b68:	bd38      	pop	{r3, r4, r5, pc}
 8005b6a:	bf00      	nop
 8005b6c:	200002bc 	.word	0x200002bc

08005b70 <_isatty_r>:
 8005b70:	b538      	push	{r3, r4, r5, lr}
 8005b72:	4d06      	ldr	r5, [pc, #24]	; (8005b8c <_isatty_r+0x1c>)
 8005b74:	2300      	movs	r3, #0
 8005b76:	4604      	mov	r4, r0
 8005b78:	4608      	mov	r0, r1
 8005b7a:	602b      	str	r3, [r5, #0]
 8005b7c:	f7fb fa93 	bl	80010a6 <_isatty>
 8005b80:	1c43      	adds	r3, r0, #1
 8005b82:	d102      	bne.n	8005b8a <_isatty_r+0x1a>
 8005b84:	682b      	ldr	r3, [r5, #0]
 8005b86:	b103      	cbz	r3, 8005b8a <_isatty_r+0x1a>
 8005b88:	6023      	str	r3, [r4, #0]
 8005b8a:	bd38      	pop	{r3, r4, r5, pc}
 8005b8c:	200002bc 	.word	0x200002bc

08005b90 <_init>:
 8005b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b92:	bf00      	nop
 8005b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b96:	bc08      	pop	{r3}
 8005b98:	469e      	mov	lr, r3
 8005b9a:	4770      	bx	lr

08005b9c <_fini>:
 8005b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b9e:	bf00      	nop
 8005ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ba2:	bc08      	pop	{r3}
 8005ba4:	469e      	mov	lr, r3
 8005ba6:	4770      	bx	lr
