# Clock interconnect

{{tile machxo2 CLK_ROOT_0EBR}}
{{tile machxo2 CLK_ROOT_1EBR}}
{{tile machxo2 CLK_ROOT_2EBR}}
{{tile machxo2 CLK_ROOT_3EBR}}
{{tile machxo2 CLK_W}}
{{tile machxo2 CLK_E}}
{{tile machxo2 CLK_E_DQS}}
{{tile machxo2 CLK_S}}
{{tile machxo2 CLK_N}}
{{tile machxo2 PCLK0_SOURCE}}
{{tile machxo2 PCLK0_SOURCE_E}}
{{tile machxo2 PCLK0_SOURCE_IO_N}}
{{tile machxo2 PCLK0_SOURCE_IO_N_E}}
{{tile machxo2 PCLK0_SOURCE_IO_N_W}}
{{tile machxo2 PCLK0_SOURCE_N}}
{{tile machxo2 PCLK0_SOURCE_W}}
{{tile machxo2 PCLK1_SOURCE}}
{{tile machxo2 PCLK1_SOURCE_E}}
{{tile machxo2 PCLK1_SOURCE_IO_N}}
{{tile machxo2 PCLK1_SOURCE_IO_N_E}}
{{tile machxo2 PCLK1_SOURCE_N}}
{{tile machxo2 PCLK1_SOURCE_N_E}}
{{tile machxo2 PCLK1_SOURCE_N_W}}
{{tile machxo2 PCLK1_SOURCE_W}}
{{tile machxo2 PCLK2_SOURCE}}
{{tile machxo2 PCLK2_SOURCE_IO_N}}
{{tile machxo2 PCLK2_SOURCE_N}}
{{tile machxo2 PCLK2_SOURCE_W}}
{{tile machxo2 PCLK3_SOURCE}}
{{tile machxo2 PCLK3_SOURCE_E}}
{{tile machxo2 PCLK3_SOURCE_IO_N}}
{{tile machxo2 PCLK3_SOURCE_IO_N_W}}
{{tile machxo2 PCLK3_SOURCE_N}}
{{tile machxo2 PCLK3_SOURCE_W}}
{{tile machxo2 HSDCLK_ROOT}}
{{tile machxo2 SCLK0_SOURCE}}
{{tile machxo2 SCLK0_SOURCE_E}}
{{tile machxo2 SCLK0_SOURCE_W}}
{{tile machxo2 SCLK1_SOURCE}}
{{tile machxo2 SCLK1_SOURCE_E}}
{{tile machxo2 SCLK1_SOURCE_W}}
{{tile machxo2 SCLK2_SOURCE}}
{{tile machxo2 SCLK2_SOURCE_E}}
{{tile machxo2 SCLK2_SOURCE_W}}
{{tile machxo2 SCLK3_SOURCE}}
{{tile machxo2 SCLK3_SOURCE_E}}
{{tile machxo2 SCLK3_SOURCE_W}}