{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617151422121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617151422122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 08:43:41 2021 " "Processing started: Wed Mar 31 08:43:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617151422122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151422122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exam1 -c Exam1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exam1 -c Exam1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151422123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617151422882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16bit_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file add16bit_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16bit_8421 " "Found entity 1: add16bit_8421" {  } { { "add16bit_8421.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add16bit_8421.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617151436472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151436472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4bit_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file add4bit_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4bit_8421 " "Found entity 1: add4bit_8421" {  } { { "add4bit_8421.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add4bit_8421.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617151436474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151436474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16bit_fast.v 1 1 " "Found 1 design units, including 1 entities, in source file add16bit_fast.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16bit_fast " "Found entity 1: add16bit_fast" {  } { { "add16bit_fast.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add16bit_fast.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617151436476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151436476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16bit_2.v 1 1 " "Found 1 design units, including 1 entities, in source file add16bit_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16bit_2 " "Found entity 1: add16bit_2" {  } { { "add16bit_2.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add16bit_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617151436479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151436479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16bit " "Found entity 1: add16bit" {  } { { "add16bit.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add16bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617151436481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151436481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g add4bit_fast.v(8) " "Verilog HDL Declaration information at add4bit_fast.v(8): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "add4bit_fast.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add4bit_fast.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617151436484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p add4bit_fast.v(8) " "Verilog HDL Declaration information at add4bit_fast.v(8): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "add4bit_fast.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add4bit_fast.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617151436485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4bit_fast.v 1 1 " "Found 1 design units, including 1 entities, in source file add4bit_fast.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4bit_fast " "Found entity 1: add4bit_fast" {  } { { "add4bit_fast.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add4bit_fast.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617151436485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151436485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4bit " "Found entity 1: add4bit" {  } { { "add4bit.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add4bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617151436487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151436487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add1bit " "Found entity 1: add1bit" {  } { { "add1bit.v" "" { Text "C:/intelFPGA_lite/Vela Projects/FPGA_Exam1/add1bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617151436489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151436489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add16bit " "Elaborating entity \"add16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617151436588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617151437277 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617151437277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617151437277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617151437277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617151437725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 08:43:57 2021 " "Processing ended: Wed Mar 31 08:43:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617151437725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617151437725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617151437725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617151437725 ""}
