
# Digital Counter on Verilog / –¶–∏—Ñ—Ä–æ–≤–æ–π —Å—á—ë—Ç—á–∏–∫ –Ω–∞ Verilog

üìå This project implements a digital counter system on Verilog, synthesized and tested on an FPGA board. It includes pulse generation, a multi-digit counter, 7-segment display output, and reset functionality.

üìå –ü—Ä–æ–µ–∫—Ç —Ä–µ–∞–ª–∏–∑—É–µ—Ç —Ü–∏—Ñ—Ä–æ–≤–æ–π —Å—á—ë—Ç—á–∏–∫ –Ω–∞ —è–∑—ã–∫–µ Verilog —Å —Å–∏–Ω—Ç–µ–∑–æ–º –∏ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ–º –Ω–∞ –ü–õ–ò–°. –í–∫–ª—é—á–∞–µ—Ç –≥–µ–Ω–µ—Ä–∞—Ç–æ—Ä –∏–º–ø—É–ª—å—Å–æ–≤, –º–Ω–æ–≥–æ–∑–Ω–∞—á–Ω—ã–π —Å—á—ë—Ç—á–∏–∫, –≤—ã–≤–æ–¥ –Ω–∞ —Å–µ–º–∏—Å–µ–≥–º–µ–Ω—Ç–Ω—ã–π –∏–Ω–¥–∏–∫–∞—Ç–æ—Ä –∏ —Ñ—É–Ω–∫—Ü–∏—é —Å–±—Ä–æ—Å–∞.

## üí° Features / –í–æ–∑–º–æ–∂–Ω–æ—Å—Ç–∏

- 1-second pulse generation / –ì–µ–Ω–µ—Ä–∞—Ü–∏—è –∏–º–ø—É–ª—å—Å–æ–≤ —Å —á–∞—Å—Ç–æ—Ç–æ–π 1 –ì—Ü
- 4-digit decimal counter / 4-—Ä–∞–∑—Ä—è–¥–Ω—ã–π –¥–µ—Å—è—Ç–∏—á–Ω—ã–π —Å—á—ë—Ç—á–∏–∫
- Modular architecture (pulse_gen, cnt, segm, wrapper) / –ú–æ–¥—É–ª—å–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞
- 7-segment display control / –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ —Å–µ–º–∏—Å–µ–≥–º–µ–Ω—Ç–Ω—ã–º –∏–Ω–¥–∏–∫–∞—Ç–æ—Ä–æ–º
- Reset function / –§—É–Ω–∫—Ü–∏—è —Å–±—Ä–æ—Å–∞
- Synthesis and loading via Quartus II + JTAG / –°–∏–Ω—Ç–µ–∑ –∏ –ø—Ä–æ—à–∏–≤–∫–∞ —á–µ—Ä–µ–∑ Quartus II + JTAG

## üìÇ Project Structure / –°—Ç—Ä—É–∫—Ç—É—Ä–∞ –ø—Ä–æ–µ–∫—Ç–∞

| File | Description (EN) | –û–ø–∏—Å–∞–Ω–∏–µ (RU) |
|------|------------------|----------------|
| `prj_wrap.v` | Top-level wrapper module | –û–±—ë—Ä—Ç–∫–∞: –æ–±—ä–µ–¥–∏–Ω—è–µ—Ç –≤—Å–µ –º–æ–¥—É–ª–∏ |
| `pulse_gen.v` | Pulse generation module | –ì–µ–Ω–µ—Ä–∞—Ç–æ—Ä –∏–º–ø—É–ª—å—Å–æ–≤ |
| `cnt.v` | Counter logic | –ú–æ–¥—É–ª—å —Å—á—ë—Ç—á–∏–∫–∞ |
| `my_segm.v` | 7-segment decoder | –î–µ–∫–æ–¥–µ—Ä 7-—Å–µ–≥–º–µ–Ω—Ç–Ω–æ–≥–æ –¥–∏—Å–ø–ª–µ—è |

## üì∏ Visualization / –í–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏—è

```verilog
// Wrapper connections
prj_wrap(
  clk, rst_n, keys -> leds, seg, dig
)
```

```mermaid
graph TD
    pulse_gen --> cnt
    cnt --> my_segm
    my_segm --> display
```

## üõ† Tools Used / –ò—Å–ø–æ–ª—å–∑—É–µ–º—ã–µ —Å—Ä–µ–¥—Å—Ç–≤–∞

- Quartus II
- Verilog HDL
- FPGA board with 7-segment display and LEDs

## üöÄ How to Use / –ö–∞–∫ –∑–∞–ø—É—Å—Ç–∏—Ç—å

1. –°–∫–ª–æ–Ω–∏—Ä—É–π—Ç–µ –ø—Ä–æ–µ–∫—Ç –∏ –æ—Ç–∫—Ä–æ–π—Ç–µ –≤ Quartus II
2. –í—ã–ø–æ–ª–Ω–∏—Ç–µ —Å–∏–Ω—Ç–µ–∑ –≤—Å–µ—Ö –º–æ–¥—É–ª–µ–π
3. –ü–æ–¥–∫–ª—é—á–∏—Ç–µ –ü–õ–ò–° –ø–æ JTAG
4. –ó–∞–≥—Ä—É–∑–∏—Ç–µ –ø—Ä–æ—à–∏–≤–∫—É
5. –£–ø—Ä–∞–≤–ª—è–π—Ç–µ —Å—á—ë—Ç–æ–º —Å –ø–æ–º–æ—â—å—é –∫–Ω–æ–ø–æ–∫ / –Ω–∞–±–ª—é–¥–∞–π—Ç–µ —Ä–µ–∑—É–ª—å—Ç–∞—Ç –Ω–∞ –∏–Ω–¥–∏–∫–∞—Ç–æ—Ä–µ


https://github.com/user-attachments/assets/17200150-dbcc-4123-9c7d-0d3d6378299e


