IP Upgrade report for system
Mon May 28 19:19:02 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Mon May 28 19:19:02 2018           ;
; Quartus Prime Version        ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                ; system                                      ;
; Top-level Entity Name        ; system                                      ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                     ;
+-------------+----------------+---------+-------------------------------+----------------------+-------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File          ; Generation File Path ; New Source File               ; Message ;
+-------------+----------------+---------+-------------------------------+----------------------+-------------------------------+---------+
; sys_vga     ; Qsys           ; 17.1    ; sys_vga/synthesis/sys_vga.qip ; sys_vga.qsys         ; sys_vga/synthesis/sys_vga.qip ;         ;
+-------------+----------------+---------+-------------------------------+----------------------+-------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "sys_vga.qsys" to "sys_vga.BAK.qsys"
Info (11902): Backing up file "sys_vga/synthesis/sys_vga.v" to "sys_vga.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "sys_vga.qsys"
Info: 2018.05.28.19:12:20 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2018.05.28.19:12:21 Info: Upgrading sys_sdram_pll_0 to version 17.1.
Info: 2018.05.28.19:12:21 Info: Upgraded from version 16.1
Info: 2018.05.28.19:12:21 Info: Finished upgrading the ip cores
Info: 2018.05.28.19:13:00 Info: Saving generation log to C:/Users/David/Desktop/chess hardware/Hardware/sys_vga
Info: 2018.05.28.19:13:00 Info: Starting: Create simulation model
Info: 2018.05.28.19:13:00 Info: qsys-generate "C:\Users\David\Desktop\chess hardware\Hardware\sys_vga.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="C:\Users\David\Desktop\chess hardware\Hardware\sys_vga\simulation" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2018.05.28.19:13:00 Info: Loading Hardware
Info: 2018.05.28.19:13:00 Info: Reading input file
Info: 2018.05.28.19:13:00 Info: Adding Arm_A9_HPS [altera_hps 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module Arm_A9_HPS
Info: 2018.05.28.19:13:00 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2018.05.28.19:13:00 Info: Parameterizing module alt_vip_itc_0
Info: 2018.05.28.19:13:00 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2018.05.28.19:13:00 Info: Parameterizing module alt_vip_vfr_0
Info: 2018.05.28.19:13:00 Info: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module clock_bridge_0
Info: 2018.05.28.19:13:00 Info: Adding fifo_fpga_to_hps [altera_avalon_fifo 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module fifo_fpga_to_hps
Info: 2018.05.28.19:13:00 Info: Adding fifo_hps_to_fpga [altera_avalon_fifo 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module fifo_hps_to_fpga
Info: 2018.05.28.19:13:00 Info: Adding hex5_hex0 [altera_avalon_pio 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module hex5_hex0
Info: 2018.05.28.19:13:00 Info: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module new_sdram_controller_0
Info: 2018.05.28.19:13:00 Info: Adding pll_0 [altera_pll 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module pll_0
Info: 2018.05.28.19:13:00 Info: Adding pll_1 [altera_pll 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module pll_1
Info: 2018.05.28.19:13:00 Info: Adding pushbuttons [altera_avalon_pio 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module pushbuttons
Info: 2018.05.28.19:13:00 Info: Adding ram [altera_avalon_onchip_memory2 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module ram
Info: 2018.05.28.19:13:00 Info: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Info: 2018.05.28.19:13:00 Info: Parameterizing module reg32_avalon_interface_0
Info: 2018.05.28.19:13:00 Info: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 16.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module sys_sdram_pll_0
Info: 2018.05.28.19:13:00 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module sysid_qsys_0
Info: 2018.05.28.19:13:00 Info: Adding system_console [altera_avalon_jtag_uart 17.1]
Info: 2018.05.28.19:13:00 Info: Parameterizing module system_console
Info: 2018.05.28.19:13:00 Info: Building connections
Info: 2018.05.28.19:13:00 Info: Parameterizing connections
Info: 2018.05.28.19:13:00 Info: Validating
Info: 2018.05.28.19:13:14 Info: Done reading input file
Info: 2018.05.28.19:13:19 Info: sys_vga.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2018.05.28.19:13:19 Info: sys_vga.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.28.19:13:19 Warning: sys_vga.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.28.19:13:19 Info: sys_vga.Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0.
Warning: 2018.05.28.19:13:19 Warning: sys_vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl
Info: 2018.05.28.19:13:19 Info: sys_vga.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2018.05.28.19:13:19 Info: sys_vga.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: 2018.05.28.19:13:19 Info: sys_vga.pll_0: Able to implement PLL with user settings
Info: 2018.05.28.19:13:19 Info: sys_vga.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2018.05.28.19:13:19 Info: sys_vga.pll_1: Able to implement PLL with user settings
Info: 2018.05.28.19:13:19 Info: sys_vga.sys_sdram_pll_0: Refclk Freq: 50.0
Info: 2018.05.28.19:13:19 Info: sys_vga.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2018.05.28.19:13:19 Info: sys_vga.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2018.05.28.19:13:19 Info: sys_vga.system_console: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2018.05.28.19:13:19 Warning: sys_vga.Arm_A9_HPS: Arm_A9_HPS.f2h_boot_from_fpga must be exported, or connected to a matching conduit.
Warning: 2018.05.28.19:13:19 Warning: sys_vga.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.28.19:13:19 Warning: sys_vga.pll_1: pll_1.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.28.19:13:19 Warning: sys_vga.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: 2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: 2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: 2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: 2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: 2018.05.28.19:13:19 Warning: sys_vga.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2
Info: 2018.05.28.19:13:22 Info: sys_vga: Generating sys_vga "sys_vga" for SIM_VERILOG
Info: 2018.05.28.19:13:32 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave Arm_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: 2018.05.28.19:13:37 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2018.05.28.19:13:37 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: 2018.05.28.19:13:37 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: 2018.05.28.19:13:37 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: 2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2018.05.28.19:13:39 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2018.05.28.19:13:49 Info: Arm_A9_HPS: "Running  for module: Arm_A9_HPS"
Info: 2018.05.28.19:13:50 Info: Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2018.05.28.19:13:51 Info: Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.28.19:13:51 Warning: Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.28.19:13:51 Info: Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0.
Info: 2018.05.28.19:13:54 Info: Arm_A9_HPS: "sys_vga" instantiated altera_hps "Arm_A9_HPS"
Info: 2018.05.28.19:14:07 Info: alt_vip_itc_0: "sys_vga" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2018.05.28.19:14:20 Info: alt_vip_vfr_0: Generating Verilog simulation model
Warning: 2018.05.28.19:14:54 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: 2018.05.28.19:14:54 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "alt_vipvfr131_prc_read_master" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for "master_clock" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for "master_reset" File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object "wdata_fifo_wrusedw" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_full" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179
2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_full" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180
2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_empty" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 182
2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_almost_empty" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183
2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_wrreq" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184
2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object "wdata_fifo_data" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_rdreq" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object "wdata_fifo_q" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object "wdata_fifo_empty_next" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189
2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_full" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_full" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194
2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_rdusedw" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195
2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_almost_empty" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_wrusedw" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_full" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object "cmd_fifo_rdusedw" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object "cmd_fifo_almost_empty" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "writing" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "reading" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object "wdata_en" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal "byte_enable_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable "byte_enable", which holds its previous value in one or more paths through the process File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object "ram_fifo_empty" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object "logic_fifo_full" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable "control_data", which holds its previous value in one or more paths through the always construct File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap/alt_vipvfr131_vfr_control_packet_encoder.v Line: 82
2018.05.28.19:14:54 Warning: Net "control_header_state[7..5]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Net "control_header_state[3..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Net "control_header_data[7..5]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Warning: 2018.05.28.19:14:54 Warning: Net "control_header_data[3..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0007_sopcqmap
Info: 2018.05.28.19:14:54 Info: alt_vip_vfr_0: Generated simulation model sys_vga_alt_vip_vfr_0.vo
Info: 2018.05.28.19:14:54 Info: alt_vip_vfr_0: "sys_vga" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2018.05.28.19:14:54 Info: fifo_fpga_to_hps: Starting RTL generation for module 'sys_vga_fifo_fpga_to_hps'
Info: 2018.05.28.19:14:54 Info: fifo_fpga_to_hps:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=sys_vga_fifo_fpga_to_hps --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0009_fifo_fpga_to_hps_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0009_fifo_fpga_to_hps_gen//sys_vga_fifo_fpga_to_hps_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0009_fifo_fpga_to_hps_gen
Info: 2018.05.28.19:14:55 Info: fifo_fpga_to_hps: Done RTL generation for module 'sys_vga_fifo_fpga_to_hps'
Info: 2018.05.28.19:14:55 Info: fifo_fpga_to_hps: "sys_vga" instantiated altera_avalon_fifo "fifo_fpga_to_hps"
Info: 2018.05.28.19:14:55 Info: hex5_hex0: Starting RTL generation for module 'sys_vga_hex5_hex0'
Info: 2018.05.28.19:14:55 Info: hex5_hex0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_hex5_hex0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0010_hex5_hex0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0010_hex5_hex0_gen//sys_vga_hex5_hex0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0010_hex5_hex0_gen
Info: 2018.05.28.19:14:56 Info: hex5_hex0: Done RTL generation for module 'sys_vga_hex5_hex0'
Info: 2018.05.28.19:14:56 Info: hex5_hex0: "sys_vga" instantiated altera_avalon_pio "hex5_hex0"
Info: 2018.05.28.19:14:56 Info: new_sdram_controller_0: Starting RTL generation for module 'sys_vga_new_sdram_controller_0'
Info: 2018.05.28.19:14:56 Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sys_vga_new_sdram_controller_0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0011_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0011_new_sdram_controller_0_gen//sys_vga_new_sdram_controller_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0011_new_sdram_controller_0_gen
Info: 2018.05.28.19:14:57 Info: new_sdram_controller_0: Done RTL generation for module 'sys_vga_new_sdram_controller_0'
Info: 2018.05.28.19:14:57 Info: new_sdram_controller_0: "sys_vga" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: 2018.05.28.19:14:57 Info: pll_0: Generating simgen model
Info: 2018.05.28.19:15:24 Info: pll_0: Simgen was successful
Info: 2018.05.28.19:15:24 Info: pll_0: "sys_vga" instantiated altera_pll "pll_0"
Info: 2018.05.28.19:15:24 Info: pll_1: Generating simgen model
Info: 2018.05.28.19:15:51 Info: pll_1: Simgen was successful
Info: 2018.05.28.19:15:51 Info: pll_1: "sys_vga" instantiated altera_pll "pll_1"
Info: 2018.05.28.19:15:51 Info: pushbuttons: Starting RTL generation for module 'sys_vga_pushbuttons'
Info: 2018.05.28.19:15:51 Info: pushbuttons:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_pushbuttons --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0014_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0014_pushbuttons_gen//sys_vga_pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0014_pushbuttons_gen
Info: 2018.05.28.19:15:52 Info: pushbuttons: Done RTL generation for module 'sys_vga_pushbuttons'
Info: 2018.05.28.19:15:52 Info: pushbuttons: "sys_vga" instantiated altera_avalon_pio "pushbuttons"
Info: 2018.05.28.19:15:52 Info: ram: Starting RTL generation for module 'sys_vga_ram'
Info: 2018.05.28.19:15:52 Info: ram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_vga_ram --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0015_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0015_ram_gen//sys_vga_ram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0015_ram_gen
Info: 2018.05.28.19:15:53 Info: ram: Done RTL generation for module 'sys_vga_ram'
Info: 2018.05.28.19:15:53 Info: ram: "sys_vga" instantiated altera_avalon_onchip_memory2 "ram"
Info: 2018.05.28.19:15:53 Info: reg32_avalon_interface_0: "sys_vga" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: 2018.05.28.19:15:54 Info: sys_sdram_pll_0: "sys_vga" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: 2018.05.28.19:15:54 Info: sysid_qsys_0: "sys_vga" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2018.05.28.19:15:54 Info: system_console: Starting RTL generation for module 'sys_vga_system_console'
Info: 2018.05.28.19:15:54 Info: system_console:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sys_vga_system_console --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0018_system_console_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0018_system_console_gen//sys_vga_system_console_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0018_system_console_gen
Info: 2018.05.28.19:15:54 Info: system_console: Done RTL generation for module 'sys_vga_system_console'
Info: 2018.05.28.19:15:54 Info: system_console: "sys_vga" instantiated altera_avalon_jtag_uart "system_console"
Info: 2018.05.28.19:15:55 Info: mm_interconnect_0: "sys_vga" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.05.28.19:15:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:15:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:15:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:15:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:16:00 Info: mm_interconnect_1: "sys_vga" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2018.05.28.19:16:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:16:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:16:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:16:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:16:05 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:16:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:16:06 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:16:06 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:16:10 Info: mm_interconnect_2: "sys_vga" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2018.05.28.19:16:10 Info: irq_mapper: "sys_vga" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.05.28.19:16:10 Info: irq_mapper_001: "sys_vga" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2018.05.28.19:16:10 Info: rst_controller: "sys_vga" instantiated altera_reset_controller "rst_controller"
Info: 2018.05.28.19:16:10 Info: fpga_interfaces: "Arm_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: 2018.05.28.19:16:11 Info: hps_io: "Arm_A9_HPS" instantiated altera_hps_io "hps_io"
Info: 2018.05.28.19:16:11 Info: sys_pll: Generating simgen model
Info: 2018.05.28.19:16:38 Info: sys_pll: Simgen was successful
Info: 2018.05.28.19:16:38 Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: 2018.05.28.19:16:38 Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2018.05.28.19:16:38 Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: 2018.05.28.19:16:38 Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: 2018.05.28.19:16:38 Info: Arm_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "Arm_A9_HPS_f2h_axi_slave_agent"
Info: 2018.05.28.19:16:38 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.05.28.19:16:38 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2018.05.28.19:16:38 Info: alt_vip_vfr_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "alt_vip_vfr_0_avalon_master_limiter"
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter"
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.28.19:16:38 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.28.19:16:38 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.28.19:16:38 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter"
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: fifo_hps_to_fpga_in_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "fifo_hps_to_fpga_in_translator"
Info: 2018.05.28.19:16:38 Info: Arm_A9_HPS_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "Arm_A9_HPS_h2f_axi_master_agent"
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: fifo_hps_to_fpga_in_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "fifo_hps_to_fpga_in_agent"
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: fifo_hps_to_fpga_in_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "fifo_hps_to_fpga_in_agent_rsp_fifo"
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2018.05.28.19:16:38 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2018.05.28.19:16:38 Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: 2018.05.28.19:16:38 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.28.19:16:38 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:38 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.28.19:16:38 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.28.19:16:38 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.05.28.19:16:39 Info: avalon_st_adapter_003: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: 2018.05.28.19:16:39 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2018.05.28.19:16:39 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: 2018.05.28.19:16:39 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.28.19:16:39 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.28.19:16:39 Info: rsp_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2018.05.28.19:16:39 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: crosser: "mm_interconnect_2" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation/submodules
Info: 2018.05.28.19:16:39 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.05.28.19:16:40 Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: 2018.05.28.19:16:40 Info: sys_vga: Done "sys_vga" with 61 modules, 108 files
Info: 2018.05.28.19:16:40 Info: qsys-generate succeeded.
Info: 2018.05.28.19:16:40 Info: Finished: Create simulation model
Info: 2018.05.28.19:16:40 Info: Starting: Create Modelsim Project.
Info: 2018.05.28.19:16:40 Info: Doing: ip-make-simscript --spd=C:\Users\David\Desktop\chess hardware\Hardware\sys_vga\sys_vga.spd --output-directory=C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation
Info: 2018.05.28.19:16:42 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation
Info: 2018.05.28.19:16:42 Info:     mentor
Info: 2018.05.28.19:16:42 Info: Generating the following file(s) for VCS simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation
Info: 2018.05.28.19:16:42 Info:     synopsys/vcs
Info: 2018.05.28.19:16:42 Info: Generating the following file(s) for VCSMX simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation
Info: 2018.05.28.19:16:42 Info:     synopsys/vcsmx
Info: 2018.05.28.19:16:42 Info:     synopsys/vcsmx
Info: 2018.05.28.19:16:42 Info: Generating the following file(s) for NCSIM simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation
Info: 2018.05.28.19:16:42 Info:     cadence
Info: 2018.05.28.19:16:42 Info:     cadence
Info: 2018.05.28.19:16:42 Info:     cadence
Info: 2018.05.28.19:16:42 Info:     49 .cds.lib files in cadence/cds_libs
Info: 2018.05.28.19:16:42 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation
Info: 2018.05.28.19:16:42 Info:     aldec
Info: 2018.05.28.19:16:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/simulation
Info: 2018.05.28.19:16:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2018.05.28.19:16:42 Info: Finished: Create Modelsim Project.
Info: 2018.05.28.19:16:42 Info: Starting: Create block symbol file (.bsf)
Info: 2018.05.28.19:16:42 Info: qsys-generate "C:\Users\David\Desktop\chess hardware\Hardware\sys_vga.qsys" --block-symbol-file --output-directory="C:\Users\David\Desktop\chess hardware\Hardware\sys_vga" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2018.05.28.19:16:42 Info: Loading Hardware
Info: 2018.05.28.19:16:43 Info: Reading input file
Info: 2018.05.28.19:16:43 Info: Adding Arm_A9_HPS [altera_hps 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module Arm_A9_HPS
Info: 2018.05.28.19:16:43 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2018.05.28.19:16:43 Info: Parameterizing module alt_vip_itc_0
Info: 2018.05.28.19:16:43 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2018.05.28.19:16:43 Info: Parameterizing module alt_vip_vfr_0
Info: 2018.05.28.19:16:43 Info: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module clock_bridge_0
Info: 2018.05.28.19:16:43 Info: Adding fifo_fpga_to_hps [altera_avalon_fifo 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module fifo_fpga_to_hps
Info: 2018.05.28.19:16:43 Info: Adding fifo_hps_to_fpga [altera_avalon_fifo 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module fifo_hps_to_fpga
Info: 2018.05.28.19:16:43 Info: Adding hex5_hex0 [altera_avalon_pio 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module hex5_hex0
Info: 2018.05.28.19:16:43 Info: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module new_sdram_controller_0
Info: 2018.05.28.19:16:43 Info: Adding pll_0 [altera_pll 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module pll_0
Info: 2018.05.28.19:16:43 Info: Adding pll_1 [altera_pll 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module pll_1
Info: 2018.05.28.19:16:43 Info: Adding pushbuttons [altera_avalon_pio 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module pushbuttons
Info: 2018.05.28.19:16:43 Info: Adding ram [altera_avalon_onchip_memory2 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module ram
Info: 2018.05.28.19:16:43 Info: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Info: 2018.05.28.19:16:43 Info: Parameterizing module reg32_avalon_interface_0
Info: 2018.05.28.19:16:43 Info: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 16.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module sys_sdram_pll_0
Info: 2018.05.28.19:16:43 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module sysid_qsys_0
Info: 2018.05.28.19:16:43 Info: Adding system_console [altera_avalon_jtag_uart 17.1]
Info: 2018.05.28.19:16:43 Info: Parameterizing module system_console
Info: 2018.05.28.19:16:43 Info: Building connections
Info: 2018.05.28.19:16:43 Info: Parameterizing connections
Info: 2018.05.28.19:16:43 Info: Validating
Info: 2018.05.28.19:16:57 Info: Done reading input file
Info: 2018.05.28.19:17:02 Info: sys_vga.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2018.05.28.19:17:02 Info: sys_vga.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.28.19:17:02 Warning: sys_vga.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.28.19:17:02 Info: sys_vga.Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0.
Warning: 2018.05.28.19:17:02 Warning: sys_vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl
Info: 2018.05.28.19:17:02 Info: sys_vga.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2018.05.28.19:17:02 Info: sys_vga.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: 2018.05.28.19:17:02 Info: sys_vga.pll_0: Able to implement PLL with user settings
Info: 2018.05.28.19:17:02 Info: sys_vga.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2018.05.28.19:17:02 Info: sys_vga.pll_1: Able to implement PLL with user settings
Info: 2018.05.28.19:17:02 Info: sys_vga.sys_sdram_pll_0: Refclk Freq: 50.0
Info: 2018.05.28.19:17:02 Info: sys_vga.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2018.05.28.19:17:02 Info: sys_vga.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2018.05.28.19:17:02 Info: sys_vga.system_console: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2018.05.28.19:17:02 Warning: sys_vga.Arm_A9_HPS: Arm_A9_HPS.f2h_boot_from_fpga must be exported, or connected to a matching conduit.
Warning: 2018.05.28.19:17:02 Warning: sys_vga.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.28.19:17:02 Warning: sys_vga.pll_1: pll_1.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.28.19:17:02 Warning: sys_vga.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: 2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: 2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: 2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: 2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: 2018.05.28.19:17:02 Warning: sys_vga.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2
Info: 2018.05.28.19:17:03 Info: qsys-generate succeeded.
Info: 2018.05.28.19:17:03 Info: Finished: Create block symbol file (.bsf)
Info: 2018.05.28.19:17:03 Info:
Info: 2018.05.28.19:17:03 Info: Starting: Create HDL design files for synthesis
Info: 2018.05.28.19:17:03 Info: qsys-generate "C:\Users\David\Desktop\chess hardware\Hardware\sys_vga.qsys" --synthesis=VERILOG --output-directory="C:\Users\David\Desktop\chess hardware\Hardware\sys_vga\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2018.05.28.19:17:03 Info: Loading Hardware
Info: 2018.05.28.19:17:03 Info: Reading input file
Info: 2018.05.28.19:17:03 Info: Adding Arm_A9_HPS [altera_hps 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module Arm_A9_HPS
Info: 2018.05.28.19:17:03 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2018.05.28.19:17:03 Info: Parameterizing module alt_vip_itc_0
Info: 2018.05.28.19:17:03 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2018.05.28.19:17:03 Info: Parameterizing module alt_vip_vfr_0
Info: 2018.05.28.19:17:03 Info: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module clock_bridge_0
Info: 2018.05.28.19:17:03 Info: Adding fifo_fpga_to_hps [altera_avalon_fifo 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module fifo_fpga_to_hps
Info: 2018.05.28.19:17:03 Info: Adding fifo_hps_to_fpga [altera_avalon_fifo 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module fifo_hps_to_fpga
Info: 2018.05.28.19:17:03 Info: Adding hex5_hex0 [altera_avalon_pio 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module hex5_hex0
Info: 2018.05.28.19:17:03 Info: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module new_sdram_controller_0
Info: 2018.05.28.19:17:03 Info: Adding pll_0 [altera_pll 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module pll_0
Info: 2018.05.28.19:17:03 Info: Adding pll_1 [altera_pll 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module pll_1
Info: 2018.05.28.19:17:03 Info: Adding pushbuttons [altera_avalon_pio 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module pushbuttons
Info: 2018.05.28.19:17:03 Info: Adding ram [altera_avalon_onchip_memory2 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module ram
Info: 2018.05.28.19:17:03 Info: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Info: 2018.05.28.19:17:03 Info: Parameterizing module reg32_avalon_interface_0
Info: 2018.05.28.19:17:03 Info: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 16.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module sys_sdram_pll_0
Info: 2018.05.28.19:17:03 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module sysid_qsys_0
Info: 2018.05.28.19:17:03 Info: Adding system_console [altera_avalon_jtag_uart 17.1]
Info: 2018.05.28.19:17:03 Info: Parameterizing module system_console
Info: 2018.05.28.19:17:03 Info: Building connections
Info: 2018.05.28.19:17:03 Info: Parameterizing connections
Info: 2018.05.28.19:17:03 Info: Validating
Info: 2018.05.28.19:17:17 Info: Done reading input file
Info: 2018.05.28.19:17:22 Info: sys_vga.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2018.05.28.19:17:22 Info: sys_vga.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.28.19:17:22 Warning: sys_vga.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.28.19:17:22 Info: sys_vga.Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0.
Warning: 2018.05.28.19:17:22 Warning: sys_vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl
Info: 2018.05.28.19:17:22 Info: sys_vga.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2018.05.28.19:17:22 Info: sys_vga.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: 2018.05.28.19:17:22 Info: sys_vga.pll_0: Able to implement PLL with user settings
Info: 2018.05.28.19:17:22 Info: sys_vga.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2018.05.28.19:17:22 Info: sys_vga.pll_1: Able to implement PLL with user settings
Info: 2018.05.28.19:17:22 Info: sys_vga.sys_sdram_pll_0: Refclk Freq: 50.0
Info: 2018.05.28.19:17:22 Info: sys_vga.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2018.05.28.19:17:22 Info: sys_vga.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2018.05.28.19:17:22 Info: sys_vga.system_console: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2018.05.28.19:17:22 Warning: sys_vga.Arm_A9_HPS: Arm_A9_HPS.f2h_boot_from_fpga must be exported, or connected to a matching conduit.
Warning: 2018.05.28.19:17:22 Warning: sys_vga.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.28.19:17:22 Warning: sys_vga.pll_1: pll_1.locked must be exported, or connected to a matching conduit.
Warning: 2018.05.28.19:17:22 Warning: sys_vga.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: 2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: 2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: 2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: 2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: 2018.05.28.19:17:22 Warning: sys_vga.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2
Info: 2018.05.28.19:17:26 Info: sys_vga: Generating sys_vga "sys_vga" for QUARTUS_SYNTH
Info: 2018.05.28.19:17:32 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave Arm_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: 2018.05.28.19:17:35 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2018.05.28.19:17:35 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: 2018.05.28.19:17:35 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: 2018.05.28.19:17:35 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: 2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2018.05.28.19:17:37 Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2018.05.28.19:17:45 Info: Arm_A9_HPS: "Running  for module: Arm_A9_HPS"
Info: 2018.05.28.19:17:46 Info: Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2018.05.28.19:17:47 Info: Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2018.05.28.19:17:47 Warning: Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2018.05.28.19:17:47 Info: Arm_A9_HPS: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0.
Info: 2018.05.28.19:17:49 Info: Arm_A9_HPS: "sys_vga" instantiated altera_hps "Arm_A9_HPS"
Info: 2018.05.28.19:17:49 Info: alt_vip_itc_0: "sys_vga" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2018.05.28.19:17:49 Info: alt_vip_vfr_0: "sys_vga" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2018.05.28.19:17:49 Info: fifo_fpga_to_hps: Starting RTL generation for module 'sys_vga_fifo_fpga_to_hps'
Info: 2018.05.28.19:17:49 Info: fifo_fpga_to_hps:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=sys_vga_fifo_fpga_to_hps --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0060_fifo_fpga_to_hps_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0060_fifo_fpga_to_hps_gen/
Info: 2018.05.28.19:17:50 Info: fifo_fpga_to_hps: Done RTL generation for module 'sys_vga_fifo_fpga_to_hps'
Info: 2018.05.28.19:17:50 Info: fifo_fpga_to_hps: "sys_vga" instantiated altera_avalon_fifo "fifo_fpga_to_hps"
Info: 2018.05.28.19:17:50 Info: hex5_hex0: Starting RTL generation for module 'sys_vga_hex5_hex0'
Info: 2018.05.28.19:17:50 Info: hex5_hex0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_hex5_hex0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0061_hex5_hex0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0061_hex5_hex0_gen/
Info: 2018.05.28.19:17:51 Info: hex5_hex0: Done RTL generation for module 'sys_vga_hex5_hex0'
Info: 2018.05.28.19:17:51 Info: hex5_hex0: "sys_vga" instantiated altera_avalon_pio "hex5_hex0"
Info: 2018.05.28.19:17:51 Info: new_sdram_controller_0: Starting RTL generation for module 'sys_vga_new_sdram_controller_0'
Info: 2018.05.28.19:17:51 Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sys_vga_new_sdram_controller_0 --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0062_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0062_new_sdram_controller_0_gen/
Info: 2018.05.28.19:17:52 Info: new_sdram_controller_0: Done RTL generation for module 'sys_vga_new_sdram_controller_0'
Info: 2018.05.28.19:17:52 Info: new_sdram_controller_0: "sys_vga" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: 2018.05.28.19:17:52 Info: pll_0: "sys_vga" instantiated altera_pll "pll_0"
Info: 2018.05.28.19:17:52 Info: pll_1: "sys_vga" instantiated altera_pll "pll_1"
Info: 2018.05.28.19:17:52 Info: pushbuttons: Starting RTL generation for module 'sys_vga_pushbuttons'
Info: 2018.05.28.19:17:52 Info: pushbuttons:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sys_vga_pushbuttons --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0065_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0065_pushbuttons_gen/
Info: 2018.05.28.19:17:53 Info: pushbuttons: Done RTL generation for module 'sys_vga_pushbuttons'
Info: 2018.05.28.19:17:53 Info: pushbuttons: "sys_vga" instantiated altera_avalon_pio "pushbuttons"
Info: 2018.05.28.19:17:53 Info: ram: Starting RTL generation for module 'sys_vga_ram'
Info: 2018.05.28.19:17:53 Info: ram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_vga_ram --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0066_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0066_ram_gen/
Info: 2018.05.28.19:17:54 Info: ram: Done RTL generation for module 'sys_vga_ram'
Info: 2018.05.28.19:17:54 Info: ram: "sys_vga" instantiated altera_avalon_onchip_memory2 "ram"
Info: 2018.05.28.19:17:54 Info: reg32_avalon_interface_0: "sys_vga" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: 2018.05.28.19:17:55 Info: sys_sdram_pll_0: "sys_vga" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: 2018.05.28.19:17:55 Info: sysid_qsys_0: "sys_vga" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2018.05.28.19:17:55 Info: system_console: Starting RTL generation for module 'sys_vga_system_console'
Info: 2018.05.28.19:17:55 Info: system_console:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sys_vga_system_console --dir=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0069_system_console_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/David/AppData/Local/Temp/alt7680_407294363218651650.dir/0069_system_console_gen/
Info: 2018.05.28.19:17:55 Info: system_console: Done RTL generation for module 'sys_vga_system_console'
Info: 2018.05.28.19:17:55 Info: system_console: "sys_vga" instantiated altera_avalon_jtag_uart "system_console"
Info: 2018.05.28.19:17:56 Info: mm_interconnect_0: "sys_vga" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.05.28.19:17:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:17:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:17:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:01 Info: mm_interconnect_1: "sys_vga" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2018.05.28.19:18:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:07 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2018.05.28.19:18:10 Info: mm_interconnect_2: "sys_vga" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2018.05.28.19:18:10 Info: irq_mapper: "sys_vga" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.05.28.19:18:10 Info: irq_mapper_001: "sys_vga" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2018.05.28.19:18:10 Info: rst_controller: "sys_vga" instantiated altera_reset_controller "rst_controller"
Info: 2018.05.28.19:18:11 Info: fpga_interfaces: "Arm_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: 2018.05.28.19:18:11 Info: hps_io: "Arm_A9_HPS" instantiated altera_hps_io "hps_io"
Info: 2018.05.28.19:18:11 Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: 2018.05.28.19:18:11 Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2018.05.28.19:18:11 Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: 2018.05.28.19:18:11 Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: 2018.05.28.19:18:11 Info: Arm_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "Arm_A9_HPS_f2h_axi_slave_agent"
Info: 2018.05.28.19:18:11 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.05.28.19:18:11 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2018.05.28.19:18:11 Info: alt_vip_vfr_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "alt_vip_vfr_0_avalon_master_limiter"
Info: 2018.05.28.19:18:11 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:11 Info: Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter"
Info: 2018.05.28.19:18:11 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:11 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:11 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.28.19:18:11 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.28.19:18:12 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.28.19:18:12 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:12 Info: Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter"
Info: 2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:12 Info: fifo_hps_to_fpga_in_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "fifo_hps_to_fpga_in_translator"
Info: 2018.05.28.19:18:12 Info: Arm_A9_HPS_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "Arm_A9_HPS_h2f_axi_master_agent"
Info: 2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:12 Info: fifo_hps_to_fpga_in_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "fifo_hps_to_fpga_in_agent"
Info: 2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:12 Info: fifo_hps_to_fpga_in_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "fifo_hps_to_fpga_in_agent_rsp_fifo"
Info: 2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:12 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2018.05.28.19:18:12 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2018.05.28.19:18:12 Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: 2018.05.28.19:18:12 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.28.19:18:12 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:12 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.28.19:18:12 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.28.19:18:12 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:12 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.05.28.19:18:13 Info: avalon_st_adapter_003: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: 2018.05.28.19:18:13 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2018.05.28.19:18:13 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: 2018.05.28.19:18:13 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.05.28.19:18:13 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.05.28.19:18:13 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:13 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.05.28.19:18:13 Info: rsp_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2018.05.28.19:18:13 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.05.28.19:18:13 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:13 Info: crosser: "mm_interconnect_2" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2018.05.28.19:18:13 Info: Reusing file C:/Users/David/Desktop/chess hardware/Hardware/sys_vga/synthesis/submodules
Info: 2018.05.28.19:18:59 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2018.05.28.19:18:59 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.05.28.19:18:59 Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: 2018.05.28.19:18:59 Info: sys_vga: Done "sys_vga" with 61 modules, 161 files
Info: 2018.05.28.19:19:02 Info: qsys-generate succeeded.
Info: 2018.05.28.19:19:02 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "sys_vga.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4880 megabytes
    Info: Processing ended: Mon May 28 19:19:39 2018
    Info: Elapsed time: 00:08:28
    Info: Total CPU time (on all processors): 00:12:05


