// ***************************************************************************
//
//        Copyright (C) 2008-2013 Intel Corporation All Rights Reserved.
//
// Engineer:            Pratik Marolia
// Create Date:         10/19/2011
// Modified:            07/24/2014
// 
// ***************************************************************************
// NLB updated to run at 400MHz in A10.
// Removed arbitration logic, only support LPBK1 mode
//
//
// NLB v1.1 is a reference CCI attached Accelerator Function Unit (CAFU) designed for CCI v2.0
// 
//  NLB Revision and feature tracking
//-------------------------------------------------------------------------------------------
//      Rev     CCI spec        Comments
//-------------------------------------------------------------------------------------------
//      1.0     0.9             Uses proprietary memory mapped CSR read mapping
//      1.1     2.0             Device Status Memory Compliant                          -- Current
//      1.3     2.0             Portability across CCI and SPL                          -- Planned
//-------------------------------------------------------------------------------------------
//
// File structure-
// .
// |-- README_NLB_V1.1                                             // That is me
// |-- include_files                                               // all include packages are under here
// |   |-- altr                                                    // For Altera project- Add this dir to library path
// |   |   |-- nlb_cfg_pkg.vh
// |   |   `-- vendor_defines.vh
// |   |-- common
// |   |   |-- nlb_cfg_pkg_altr.vh
// |   |   |-- nlb_cfg_pkg_xlnx.vh
// |   |   `-- vendor_defines.vh
// |   `-- xlnx                                                    // For Xilinx project- Add this dir to library path
// |       |-- nlb_cfg_pkg.vh
// |       `-- vendor_defines.vh
// |-- arbiter.v                                                   // All the test modules
// |-- nlb_gfifo.v
// |-- nlb_gram_sdp.v
// |-- nlb_lpbk.v                                                  // -Micro Architecture Spec is contained in this file-
// |-- nlb_sb_gfifo.v
// |-- nlb_top.sv
// |-- requestor.v
// |-- test_lpbk1.v
// |-- test_lpbk2.v
// |-- test_lpbk3.v
// |-- test_rdwr.v
// `-- test_sw1.v
// 
