
---------- Begin Simulation Statistics ----------
final_tick                               1155267192057                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115068                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382568                       # Number of bytes of host memory used
host_op_rate                                   129515                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21225.41                       # Real time elapsed on the host
host_tick_rate                               10163473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2442357861                       # Number of instructions simulated
sim_ops                                    2749011210                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.215724                       # Number of seconds simulated
sim_ticks                                215723926188                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1019830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2039664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     50.320097                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        29022582                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     57675926                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       460198                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     64461403                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2251285                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2252604                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1319                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        75165215                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         2813909                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         117026964                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        107764629                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       460055                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           72455084                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      28123228                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4910507                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6506348                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    442357860                       # Number of instructions committed
system.switch_cpus.commit.committedOps      498010335                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    516262742                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.964645                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.073090                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    356390625     69.03%     69.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     67458914     13.07%     82.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     35373699      6.85%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8567720      1.66%     90.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      7167022      1.39%     92.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3168843      0.61%     92.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5486101      1.06%     93.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4526590      0.88%     94.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     28123228      5.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    516262742                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      2745368                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         458568971                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             111468546                       # Number of loads committed
system.switch_cpus.commit.membars             5456098                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    293701388     58.97%     58.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     27825662      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       545600      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    111468546     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     64469139     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    498010335                       # Class of committed instruction
system.switch_cpus.commit.refs              175937685                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           8440054                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           442357860                       # Number of Instructions Simulated
system.switch_cpus.committedOps             498010335                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.169468                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.169468                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     425195928                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           163                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     28189843                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      511205484                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         20569501                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          45759549                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         466825                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           622                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      25330865                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            75165215                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          43708886                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             473044538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         28227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              463365803                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          933936                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.145296                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     43811123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     34087776                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.895698                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    517322669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.008999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.404031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        417822605     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         17195234      3.32%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6324950      1.22%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10121336      1.96%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          8459453      1.64%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5095665      0.99%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6170986      1.19%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3632670      0.70%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         42499770      8.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    517322669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       463674                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         72740367                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.980254                       # Inst execution rate
system.switch_cpus.iew.exec_refs            183429940                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           64614524                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       127208848                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     113245485                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4927853                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        66521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     64864119                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    504506419                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     118815416                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       921456                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     507108579                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        2370938                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      18129142                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         466825                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      21439399                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        44198                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      7044625                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9765                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      6112436                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1776930                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       394979                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         9765                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        62252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       401422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         442192190                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             499983522                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.678303                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         299940303                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.966481                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              500283049                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        652362191                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       380611219                       # number of integer regfile writes
system.switch_cpus.ipc                       0.855089                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.855089                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           25      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     295820054     58.23%     58.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     27830153      5.48%     63.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        545600      0.11%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    119183139     23.46%     87.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     64651063     12.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      508030037                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8790810                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017304                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1117138     12.71%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4399770     50.05%     62.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3273902     37.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      502813057                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1514729810                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    491542615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    502543219                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          499578565                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         508030037                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4927854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6496055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10467                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        17346                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5510376                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    517322669                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.982037                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.742312                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    323378984     62.51%     62.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     82537102     15.95%     78.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     36228740      7.00%     85.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     21675695      4.19%     89.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18915579      3.66%     93.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     12506746      2.42%     95.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10374980      2.01%     97.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6076300      1.17%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5628543      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    517322669                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.982035                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       14007765                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     27454208                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      8440907                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      8469018                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     14295140                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3517386                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    113245485                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     64864119                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       527367156                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       19641996                       # number of misc regfile writes
system.switch_cpus.numCycles                517323564                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       196859451                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     497910688                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       58828913                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         30133070                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7878168                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         57092                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     799900003                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      508157403                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    509434506                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          60042614                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10460552                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         466825                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      87901106                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         11523779                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    654899122                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    141919596                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      6036183                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         156526468                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4944905                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      5637277                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            992656093                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1010093342                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          5626750                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2814163                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1019838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1019840                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2039676                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1019844                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             974094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       404456                       # Transaction distribution
system.membus.trans_dist::CleanEvict           615371                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45743                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45743                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        974094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1521495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1538006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3059501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3059501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     90905984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     91403520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    182309504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182309504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1019837                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1019837    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1019837                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3111874967                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3114151407                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9592234888                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1155267192057                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            974095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       808919                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1635219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            40                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       974055                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3059394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3059514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    182305408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              182315648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1424340                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51770368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2444178                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417258                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493110                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1424330     58.27%     58.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1019844     41.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2444178                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1525255896                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2126278830                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             83400                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     64915200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          64917376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     25988608                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       25988608                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       507150                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             507167                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       203036                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            203036                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    300917942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            300928029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     120471607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           120471607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     120471607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    300917942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           421399636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    406072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1014300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000140442592                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        22821                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        22821                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1772674                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            383781                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     507167                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    203036                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1014334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  406072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           148696                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            96196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            25582                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            78168                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           108006                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            40144                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            32502                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            35520                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            38732                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            26128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           19536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           30194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           31962                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           68956                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           92974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          141038                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            69258                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            57548                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            44772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            68224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            17056                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            2132                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           10692                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           68216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           68129                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.87                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 16092606308                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5071670000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            35111368808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15865.19                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34615.19                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  751736                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 365943                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.11                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.12                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1014334                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              406072                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 504769                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 505195                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2396                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1970                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 19630                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 19780                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 23053                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 23155                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 23115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 22943                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 22999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 23012                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 22835                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 22844                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 22852                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 22830                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 22822                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 22822                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 22821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 22821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 22821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 22821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    81                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       302690                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   300.316654                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   221.401244                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   277.016660                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1437      0.47%      0.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       167579     55.36%     55.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        51800     17.11%     72.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        27642      9.13%     82.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        11651      3.85%     85.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6718      2.22%     88.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         4999      1.65%     89.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5193      1.72%     91.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        25671      8.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       302690                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        22821                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.445993                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.592649                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.891893                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          107      0.47%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          487      2.13%      2.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2223      9.74%     12.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         4724     20.70%     33.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3796     16.63%     49.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3894     17.06%     66.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2087      9.15%     75.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2305     10.10%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1581      6.93%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          699      3.06%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          726      3.18%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          183      0.80%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            8      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        22821                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        22821                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.792516                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.773999                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.799939                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3112     13.64%     13.64% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              80      0.35%     13.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           18804     82.40%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              81      0.35%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             744      3.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        22821                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              64917376                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               25986752                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               64917376                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            25988608                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      300.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      120.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   300.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   120.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.35                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 215723479164                       # Total gap between requests
system.mem_ctrls0.avgGap                    303749.04                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     64915200                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     25986752                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10086.966422554588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 300917942.423444628716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 120463003.150392115116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1014300                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       406072                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1760462                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  35109608346                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4970838118056                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     51778.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34614.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12241272.77                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           948184860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           503960820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3209572800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         778745700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    17028601200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     79143615360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     16188720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      117801400740                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.074804                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  41359720003                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   7203300000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 167160906185                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1213078860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           644747730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4032771960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1340798760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    17028601200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     86120448420                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     10315496160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      120695943090                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.492613                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  26039751578                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   7203300000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 182480874610                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     65618944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          65621760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     25781760                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       25781760                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       512648                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             512670                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       201420                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            201420                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        13054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    304180186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            304193240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        13054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           13054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     119512752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           119512752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     119512752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        13054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    304180186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           423705991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    402840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1025296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000126843868                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        22658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        22658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1788416                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            381077                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     512670                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    201420                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1025340                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  402840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           162582                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            93510                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            34096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            75328                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           101274                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            38362                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            35886                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            29866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            23270                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            42122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           26284                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           21854                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           25224                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           56484                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          100938                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          158260                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            68192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            57536                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            45838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            68224                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            17056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            9594                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           68216                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           68153                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 16392953966                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5126700000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            35618078966                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15987.82                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34737.82                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  750645                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 362266                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.21                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.93                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1025340                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              402840                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 510523                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 510538                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2145                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   2130                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 19681                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 19887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 22692                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 22702                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 22677                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 22671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 22778                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 22772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 22658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 22676                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 22676                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 22728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 22729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 22659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 22658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 22658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 22658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 22658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   206                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       315248                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   289.935340                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   214.264195                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   271.133411                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1525      0.48%      0.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       182966     58.04%     58.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        50318     15.96%     74.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        26960      8.55%     83.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11571      3.67%     86.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6823      2.16%     88.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5213      1.65%     90.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5221      1.66%     92.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        24651      7.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       315248                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        22658                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.252891                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.403485                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.987240                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          565      2.49%      2.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1890      8.34%     10.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3312     14.62%     25.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         4884     21.56%     47.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3795     16.75%     63.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2619     11.56%     75.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2070      9.14%     84.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1416      6.25%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1107      4.89%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          561      2.48%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          317      1.40%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          113      0.50%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        22658                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        22658                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.778489                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.763682                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.709871                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2771     12.23%     12.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             201      0.89%     13.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           19222     84.84%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             204      0.90%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             260      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        22658                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              65621760                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               25780800                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               65621760                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            25781760                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      304.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      119.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   304.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   119.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.31                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 215722866174                       # Total gap between requests
system.mem_ctrls1.avgGap                    302094.79                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     65618944                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     25780800                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 13053.721252717702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 304180186.034691989422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 119508301.446045637131                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1025296                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       402840                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1619886                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  35616459080                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 5024694497710                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36815.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34737.73                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12473176.69                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   77.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           965285160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           513046050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3244673040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         762010380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    17028601200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     80753883030                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     14834701440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      118102200300                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       547.469177                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  37828992974                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   7203300000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 170691633214                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1285628400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           683320110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4076254560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1340736120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    17028601200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     85193113140                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     11096386080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      120704039610                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       559.530145                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  28057372450                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   7203300000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 180463253738                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1019798                       # number of demand (read+write) misses
system.l2.demand_misses::total                1019837                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1019798                       # number of overall misses
system.l2.overall_misses::total               1019837                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3731733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  87147177429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      87150909162                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3731733                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  87147177429                       # number of overall miss cycles
system.l2.overall_miss_latency::total     87150909162                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1019798                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1019838                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1019798                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1019838                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95685.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85455.332751                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85455.723966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95685.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85455.332751                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85455.723966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              404456                       # number of writebacks
system.l2.writebacks::total                    404456                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1019798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1019837                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1019798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1019837                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3397782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  78437240675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78440638457                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3397782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  78437240675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78440638457                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 87122.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76914.487649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76914.878022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 87122.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76914.487649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76914.878022                       # average overall mshr miss latency
system.l2.replacements                        1424340                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       404463                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           404463                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       404463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       404463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       615331                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        615331                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data        45743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               45743                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3648707049                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3648707049                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        45743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79765.364078                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79765.364078                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        45743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3257656096                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3257656096                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71216.494240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71216.494240                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3731733                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3731733                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.975000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95685.461538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95685.461538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3397782                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3397782                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.975000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 87122.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87122.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data       974055                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          974055                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  83498470380                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  83498470380                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       974055                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        974055                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85722.541725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85722.541725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       974055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       974055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  75179584579                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  75179584579                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77182.073475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77182.073475                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     1424405                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1424404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.606607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    45.391306                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.709239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34059092                       # Number of tag accesses
system.l2.tags.data_accesses                 34059092                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939543265869                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   215723926188                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     43708829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2045808517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     43708829                       # number of overall hits
system.cpu.icache.overall_hits::total      2045808517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          796                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total           852                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4903503                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4903503                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4903503                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4903503                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     43708885                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2045809369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     43708885                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2045809369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87562.553571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5755.285211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87562.553571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5755.285211                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          212                       # number of writebacks
system.cpu.icache.writebacks::total               212                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3791364                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3791364                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3791364                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3791364                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 94784.100000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94784.100000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 94784.100000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94784.100000                       # average overall mshr miss latency
system.cpu.icache.replacements                    212                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     43708829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2045808517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           852                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4903503                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4903503                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     43708885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2045809369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87562.553571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5755.285211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3791364                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3791364                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 94784.100000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94784.100000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.659985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2045809353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2447140.374402                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   616.694058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.965927                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.011163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79786566227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79786566227                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721718997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    157145736                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        878864733                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721718997                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    157145736                       # number of overall hits
system.cpu.dcache.overall_hits::total       878864733                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7506327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3789660                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11295987                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7506327                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3789660                       # number of overall misses
system.cpu.dcache.overall_misses::total      11295987                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 305629453533                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 305629453533                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 305629453533                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 305629453533                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729225324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    160935396                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    890160720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729225324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    160935396                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    890160720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023548                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012690                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023548                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012690                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80648.251699                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27056.462931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80648.251699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27056.462931                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7669147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           44203                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   173.498337                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5494865                       # number of writebacks
system.cpu.dcache.writebacks::total           5494865                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2769870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2769870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2769870                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2769870                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1019790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1019790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1019790                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1019790                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  88422095298                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  88422095298                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  88422095298                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  88422095298                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001146                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86706.179996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86706.179996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86706.179996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86706.179996                       # average overall mshr miss latency
system.cpu.dcache.replacements                8525915                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442229653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     97570187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       539799840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3791293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3742626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7533919                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 301787190096                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 301787190096                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    446020946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    101312813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    547333759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80635.144975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40057.132297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2722860                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2722860                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1019766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1019766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  88419992367                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  88419992367                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86706.158439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86706.158439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279489344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     59575549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      339064893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        47034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3762068                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3842263437                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3842263437                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283204378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     59622583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    342826961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81691.190139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1021.316849                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        47010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        47010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      2102931                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2102931                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87622.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87622.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20101444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4910504                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     25011948                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1726380                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1726380                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20101490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4910520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     25012010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 107898.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27844.838710                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       852348                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       852348                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 106543.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 106543.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20101490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4910499                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     25011989                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20101490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4910499                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     25011989                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1155267192057                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998811                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           937414841                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8526171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.945583                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   217.536395                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    38.462416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.849752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.150244                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30094437179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30094437179                       # Number of data accesses

---------- End Simulation Statistics   ----------
