TimeQuest Timing Analyzer report for PARTEKEKO
Sat Nov 30 18:09:18 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Progagation Delay
 77. Minimum Progagation Delay
 78. Board Trace Model Assignments
 79. Input Transition Times
 80. Signal Integrity Metrics (Slow 1200mv 0c Model)
 81. Signal Integrity Metrics (Slow 1200mv 85c Model)
 82. Signal Integrity Metrics (Fast 1200mv 0c Model)
 83. Setup Transfers
 84. Hold Transfers
 85. Recovery Transfers
 86. Removal Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; PARTEKEKO                                                         ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period     ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clock                                             ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clock }                                             ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20000.000  ; 0.05 MHz  ; 0.000 ; 10000.000  ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; clock  ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[0] } ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 666666.666 ; 0.0 MHz   ; 0.000 ; 333333.333 ; 50.00      ; 100000    ; 3           ;       ;        ;           ;            ; false    ; clock  ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 257.47 MHz ; 257.47 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 429.18 MHz ; 429.18 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -3.230 ; -12.426       ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.286 ; -36.480       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.549 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.256 ; -34.584       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.356 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clock                                             ; 9.835      ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9999.751   ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 333333.081 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.230     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 2.222      ;
; -3.117     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 2.109      ;
; -3.067     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 2.059      ;
; -3.067     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 2.059      ;
; -3.062     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 2.054      ;
; -3.056     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 2.048      ;
; -3.056     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 2.048      ;
; -3.051     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 2.043      ;
; -3.005     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.997      ;
; -2.976     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.968      ;
; -2.956     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.948      ;
; -2.956     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.948      ;
; -2.951     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.943      ;
; -2.944     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.936      ;
; -2.944     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.936      ;
; -2.944     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.936      ;
; -2.939     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.931      ;
; -2.915     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.907      ;
; -2.915     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.907      ;
; -2.910     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.902      ;
; -2.851     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.843      ;
; -2.851     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.843      ;
; -2.847     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.839      ;
; -2.847     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.839      ;
; -2.846     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.838      ;
; -2.842     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.834      ;
; -2.830     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.822      ;
; -2.830     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.822      ;
; -2.825     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.817      ;
; -2.725     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.717      ;
; -2.709     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.701      ;
; -2.694     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.686      ;
; -2.631     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.623      ;
; -2.626     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.618      ;
; -2.626     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.618      ;
; -2.626     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.618      ;
; -2.621     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.613      ;
; -2.599     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.591      ;
; -2.570     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.562      ;
; -2.570     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.562      ;
; -2.565     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.557      ;
; -2.531     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.523      ;
; -2.531     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.523      ;
; -2.526     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.518      ;
; -2.507     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.499      ;
; -2.465     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.457      ;
; -2.465     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.457      ;
; -2.463     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.455      ;
; -2.463     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.455      ;
; -2.460     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.452      ;
; -2.458     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.450      ;
; -2.234     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.865     ; 1.226      ;
; 666664.336 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 2.262      ;
; 666664.445 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 2.153      ;
; 666664.479 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 2.119      ;
; 666664.637 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.961      ;
; 666665.079 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.519      ;
; 666665.113 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.485      ;
; 666665.317 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.281      ;
; 666665.562 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.036      ;
; 666665.585 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 1.013      ;
; 666665.961 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.063     ; 0.637      ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.286    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.184      ;
; -2.286    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.184      ;
; -2.286    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.184      ;
; -2.286    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.184      ;
; -2.286    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.184      ;
; -2.286    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.184      ;
; -2.286    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.184      ;
; -2.286    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.184      ;
; -2.274    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.172      ;
; -2.274    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.172      ;
; -2.274    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.172      ;
; -2.274    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.172      ;
; -2.274    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.172      ;
; -2.274    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.172      ;
; -2.274    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.172      ;
; -2.274    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.172      ;
; -2.055    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.953      ;
; -2.055    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.953      ;
; -2.055    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.953      ;
; -2.055    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.953      ;
; -2.055    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.953      ;
; -2.055    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.953      ;
; -2.055    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.953      ;
; -2.055    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.953      ;
; -2.046    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.944      ;
; -2.046    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.944      ;
; -2.046    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.944      ;
; -2.046    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.944      ;
; -2.046    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.944      ;
; -2.046    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.944      ;
; -2.046    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.944      ;
; -2.046    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.944      ;
; -2.028    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.926      ;
; -2.028    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.926      ;
; -2.028    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.926      ;
; -2.028    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.926      ;
; -2.028    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.926      ;
; -2.028    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.926      ;
; -2.028    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.926      ;
; -2.028    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.926      ;
; -2.016    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.914      ;
; -2.016    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.914      ;
; -2.016    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.914      ;
; -2.016    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.914      ;
; -2.016    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.914      ;
; -2.016    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.914      ;
; -2.016    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.914      ;
; -2.016    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.914      ;
; -1.974    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.872      ;
; -1.974    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.872      ;
; -1.974    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.872      ;
; -1.974    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.872      ;
; -1.974    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.872      ;
; -1.974    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.872      ;
; -1.974    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.872      ;
; -1.974    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.872      ;
; -1.962    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.860      ;
; -1.962    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.860      ;
; -1.962    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.860      ;
; -1.962    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.860      ;
; -1.962    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.860      ;
; -1.962    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.860      ;
; -1.962    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.860      ;
; -1.962    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.860      ;
; 19996.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.817      ;
; 19996.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.817      ;
; 19996.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.817      ;
; 19996.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.817      ;
; 19996.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.817      ;
; 19996.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.817      ;
; 19996.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.817      ;
; 19996.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.817      ;
; 19996.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.808      ;
; 19996.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.808      ;
; 19996.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.808      ;
; 19996.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.808      ;
; 19996.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.808      ;
; 19996.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.808      ;
; 19996.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.808      ;
; 19996.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.808      ;
; 19996.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.806      ;
; 19996.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.806      ;
; 19996.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.806      ;
; 19996.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.806      ;
; 19996.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.806      ;
; 19996.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.806      ;
; 19996.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.806      ;
; 19996.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.806      ;
; 19996.136 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.797      ;
; 19996.136 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.797      ;
; 19996.136 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.797      ;
; 19996.136 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.797      ;
; 19996.136 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.797      ;
; 19996.136 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.797      ;
; 19996.136 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.797      ;
; 19996.136 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.797      ;
; 19996.227 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.706      ;
; 19996.227 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.706      ;
; 19996.227 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.706      ;
; 19996.227 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.706      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.357 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.634 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.854      ;
; 0.664 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.884      ;
; 0.847 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.123      ;
; 0.958 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.178      ;
; 1.033 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.309      ;
; 1.034 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.310      ;
; 1.035 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.311      ;
; 1.067 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.343      ;
; 1.068 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.344      ;
; 1.069 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.345      ;
; 1.071 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.347      ;
; 1.072 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.348      ;
; 1.073 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.349      ;
; 1.109 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.385      ;
; 1.116 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.336      ;
; 1.117 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.393      ;
; 1.132 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.352      ;
; 1.153 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.429      ;
; 1.153 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.429      ;
; 1.154 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.430      ;
; 1.154 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.430      ;
; 1.155 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.431      ;
; 1.155 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.431      ;
; 1.185 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.461      ;
; 1.228 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.504      ;
; 1.247 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.523      ;
; 1.250 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.526      ;
; 1.259 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.535      ;
; 1.260 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.536      ;
; 1.261 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.537      ;
; 1.281 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.557      ;
; 1.323 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.599      ;
; 1.342 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.618      ;
; 1.343 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.619      ;
; 1.344 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.620      ;
; 1.409 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.685      ;
; 1.410 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.686      ;
; 1.411 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.687      ;
; 1.426 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.702      ;
; 1.427 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.703      ;
; 1.428 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.704      ;
; 1.452 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.728      ;
; 1.453 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.729      ;
; 1.454 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.730      ;
; 1.489 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.709      ;
; 1.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.778      ;
; 1.503 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.779      ;
; 1.504 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.780      ;
; 1.523 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.799      ;
; 1.553 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.829      ;
; 1.554 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.830      ;
; 1.555 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.831      ;
; 1.565 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.841      ;
; 1.566 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.842      ;
; 1.567 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.843      ;
; 1.599 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.875      ;
; 1.662 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.938      ;
; 1.678 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.898      ;
; 1.733 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.953      ;
; 1.760 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.980      ;
; 1.767 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 2.043      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.549 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.552 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.568 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.856      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.856      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.856      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.856      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.856      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.856      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.856      ;
; 0.674 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.856      ;
; 0.682 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.864      ;
; 0.682 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.864      ;
; 0.682 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.864      ;
; 0.682 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.864      ;
; 0.682 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.864      ;
; 0.682 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.864      ;
; 0.682 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.864      ;
; 0.682 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.864      ;
; 0.691 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.873      ;
; 0.691 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.873      ;
; 0.691 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.873      ;
; 0.691 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.873      ;
; 0.691 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.873      ;
; 0.691 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.873      ;
; 0.691 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.873      ;
; 0.691 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.873      ;
; 0.703 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.885      ;
; 0.703 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.885      ;
; 0.703 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.885      ;
; 0.703 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.885      ;
; 0.703 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.885      ;
; 0.703 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.885      ;
; 0.703 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.885      ;
; 0.703 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.885      ;
; 0.733 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.915      ;
; 0.733 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.915      ;
; 0.733 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.915      ;
; 0.733 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.915      ;
; 0.733 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.915      ;
; 0.733 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.915      ;
; 0.733 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.915      ;
; 0.733 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.915      ;
; 0.741 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.923      ;
; 0.741 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.923      ;
; 0.741 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.923      ;
; 0.741 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.923      ;
; 0.741 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.923      ;
; 0.741 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.923      ;
; 0.741 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.923      ;
; 0.741 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.923      ;
; 0.823 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.042      ;
; 0.838 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.904 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.086      ;
; 0.904 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.086      ;
; 0.904 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.086      ;
; 0.904 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.086      ;
; 0.904 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.086      ;
; 0.904 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.086      ;
; 0.904 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.086      ;
; 0.904 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.086      ;
; 0.912 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.094      ;
; 0.912 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.094      ;
; 0.912 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.094      ;
; 0.912 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.094      ;
; 0.912 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.094      ;
; 0.912 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.094      ;
; 0.912 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.094      ;
; 0.912 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.094      ;
; 0.933 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.152      ;
; 0.950 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.169      ;
; 0.951 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.170      ;
; 0.953 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.970 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.970 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 1.022 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.241      ;
; 1.045 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.264      ;
; 1.062 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.281      ;
; 1.066 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.285      ;
; 1.067 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.078 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.297      ;
; 1.089 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.308      ;
; 1.175 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.394      ;
; 1.177 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.396      ;
; 1.179 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.398      ;
; 1.194 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.413      ;
; 1.201 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.420      ;
; 1.246 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.465      ;
; 1.250 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.469      ;
; 1.269 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.488      ;
; 1.269 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.488      ;
; 1.279 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.256 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.154      ;
; -2.256 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.154      ;
; -2.256 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.154      ;
; -2.256 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.154      ;
; -2.256 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.154      ;
; -2.256 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.154      ;
; -2.256 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.154      ;
; -2.256 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 2.154      ;
; -2.067 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.965      ;
; -2.067 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.965      ;
; -2.067 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.965      ;
; -2.067 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.965      ;
; -2.067 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.965      ;
; -2.067 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.965      ;
; -2.067 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.965      ;
; -2.067 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.965      ;
; -1.949 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.847      ;
; -1.949 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.847      ;
; -1.949 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.847      ;
; -1.949 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.847      ;
; -1.949 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.847      ;
; -1.949 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.847      ;
; -1.949 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.847      ;
; -1.949 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.847      ;
; -1.781 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.679      ;
; -1.781 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.679      ;
; -1.781 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.679      ;
; -1.781 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.679      ;
; -1.781 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.679      ;
; -1.781 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.679      ;
; -1.781 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.679      ;
; -1.781 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 1.679      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.356 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.538      ;
; 0.356 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.538      ;
; 0.356 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.538      ;
; 0.356 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.538      ;
; 0.356 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.538      ;
; 0.356 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.538      ;
; 0.356 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.538      ;
; 0.356 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.538      ;
; 0.537 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.719      ;
; 0.537 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.719      ;
; 0.537 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.719      ;
; 0.537 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.719      ;
; 0.537 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.719      ;
; 0.537 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.719      ;
; 0.537 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.719      ;
; 0.537 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.719      ;
; 0.600 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.782      ;
; 0.600 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.782      ;
; 0.600 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.782      ;
; 0.600 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.782      ;
; 0.600 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.782      ;
; 0.600 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.782      ;
; 0.600 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.782      ;
; 0.600 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.782      ;
; 0.761 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.943      ;
; 0.761 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.943      ;
; 0.761 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.943      ;
; 0.761 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.943      ;
; 0.761 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.943      ;
; 0.761 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.943      ;
; 0.761 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.943      ;
; 0.761 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.943      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                               ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                               ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.751  ; 9999.967     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.751  ; 9999.967     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.751  ; 9999.967     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.751  ; 9999.967     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.751  ; 9999.967     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.751  ; 9999.967     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.751  ; 9999.967     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.751  ; 9999.967     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.752  ; 9999.968     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.847  ; 10000.031    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.991  ; 9999.991     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.008 ; 10000.008    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.009 ; 10000.009    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.009 ; 10000.009    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.009 ; 10000.009    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.009 ; 10000.009    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.009 ; 10000.009    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.009 ; 10000.009    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.009 ; 10000.009    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.009 ; 10000.009    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 333333.081 ; 333333.297   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.081 ; 333333.297   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.081 ; 333333.297   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.081 ; 333333.297   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.185 ; 333333.369   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.185 ; 333333.369   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.185 ; 333333.369   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.185 ; 333333.369   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.315 ; 333333.315   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.315 ; 333333.315   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.319 ; 333333.319   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.319 ; 333333.319   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.319 ; 333333.319   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.319 ; 333333.319   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.345 ; 333333.345   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.345 ; 333333.345   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.345 ; 333333.345   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.345 ; 333333.345   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.350 ; 333333.350   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.350 ; 333333.350   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 3.284 ; 3.382 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; 3.456 ; 3.542 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -2.384 ; -2.471 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; -1.520 ; -1.642 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 7.266 ; 7.475 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 5.853 ; 6.008 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.693 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 6.207 ; 6.388 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 4.419 ; 4.472 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 2.654 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 6.143 ; 6.276 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 4.781 ; 4.923 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.245 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 5.591 ; 5.738 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 3.709 ; 3.618 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 2.205 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.531 ;    ;    ; 4.608 ;
; sensor     ; Z           ; 6.591 ;    ;    ; 6.762 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.401 ;    ;    ; 4.480 ;
; sensor     ; Z           ; 6.429 ;    ;    ; 6.600 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 285.88 MHz ; 285.88 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 484.73 MHz ; 484.73 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -2.882 ; -11.088       ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.073 ; -33.112       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.494 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.054 ; -31.456       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.328 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clock                                             ; 9.817      ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9999.747   ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 333333.077 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.882     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.983      ;
; -2.779     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.880      ;
; -2.740     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.841      ;
; -2.739     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.840      ;
; -2.727     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.828      ;
; -2.724     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.825      ;
; -2.723     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.824      ;
; -2.711     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.812      ;
; -2.681     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.782      ;
; -2.659     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.760      ;
; -2.637     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.738      ;
; -2.636     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.737      ;
; -2.631     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.732      ;
; -2.625     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.726      ;
; -2.624     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.725      ;
; -2.624     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.725      ;
; -2.612     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.713      ;
; -2.604     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.705      ;
; -2.603     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.704      ;
; -2.591     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.692      ;
; -2.542     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.643      ;
; -2.541     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.642      ;
; -2.539     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.640      ;
; -2.538     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.639      ;
; -2.529     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.630      ;
; -2.528     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.629      ;
; -2.528     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.629      ;
; -2.527     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.628      ;
; -2.526     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.627      ;
; -2.428     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.529      ;
; -2.426     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.527      ;
; -2.409     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.510      ;
; -2.350     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.451      ;
; -2.346     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.447      ;
; -2.342     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.443      ;
; -2.341     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.442      ;
; -2.329     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.430      ;
; -2.313     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.414      ;
; -2.295     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.396      ;
; -2.294     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.395      ;
; -2.282     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.383      ;
; -2.267     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.368      ;
; -2.266     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.367      ;
; -2.254     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.355      ;
; -2.242     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.343      ;
; -2.204     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.305      ;
; -2.204     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.305      ;
; -2.204     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.305      ;
; -2.203     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.304      ;
; -2.203     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.304      ;
; -2.191     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.292      ;
; -1.991     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.756     ; 1.092      ;
; 666664.603 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 2.003      ;
; 666664.627 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.979      ;
; 666664.721 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.885      ;
; 666664.836 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.770      ;
; 666665.264 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.342      ;
; 666665.288 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.318      ;
; 666665.468 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.138      ;
; 666665.682 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 0.924      ;
; 666665.701 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 0.905      ;
; 666666.044 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 0.562      ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.073    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.958      ;
; -2.073    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.958      ;
; -2.073    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.958      ;
; -2.073    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.958      ;
; -2.073    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.958      ;
; -2.073    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.958      ;
; -2.073    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.958      ;
; -2.073    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.958      ;
; -2.066    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.951      ;
; -2.066    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.951      ;
; -2.066    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.951      ;
; -2.066    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.951      ;
; -2.066    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.951      ;
; -2.066    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.951      ;
; -2.066    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.951      ;
; -2.066    ; Antirrebote:inst|estado.FN                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.951      ;
; -1.882    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.767      ;
; -1.882    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.767      ;
; -1.882    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.767      ;
; -1.882    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.767      ;
; -1.882    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.767      ;
; -1.882    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.767      ;
; -1.882    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.767      ;
; -1.882    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.767      ;
; -1.877    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.762      ;
; -1.877    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.762      ;
; -1.877    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.762      ;
; -1.877    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.762      ;
; -1.877    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.762      ;
; -1.877    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.762      ;
; -1.877    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.762      ;
; -1.877    ; Antirrebote:inst|estado.A                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.762      ;
; -1.844    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.729      ;
; -1.844    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.729      ;
; -1.844    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.729      ;
; -1.844    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.729      ;
; -1.844    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.729      ;
; -1.844    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.729      ;
; -1.844    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.729      ;
; -1.844    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.729      ;
; -1.837    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.722      ;
; -1.837    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.722      ;
; -1.837    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.722      ;
; -1.837    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.722      ;
; -1.837    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.722      ;
; -1.837    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.722      ;
; -1.837    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.722      ;
; -1.837    ; Antirrebote:inst|estado.FP                                                                      ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.722      ;
; -1.796    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.681      ;
; -1.796    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.681      ;
; -1.796    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.681      ;
; -1.796    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.681      ;
; -1.796    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.681      ;
; -1.796    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.681      ;
; -1.796    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.681      ;
; -1.796    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.681      ;
; -1.789    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.674      ;
; -1.789    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.674      ;
; -1.789    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.674      ;
; -1.789    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.674      ;
; -1.789    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.674      ;
; -1.789    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.674      ;
; -1.789    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.674      ;
; -1.789    ; Antirrebote:inst|estado.B                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.674      ;
; 19996.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.438      ;
; 19996.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.438      ;
; 19996.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.438      ;
; 19996.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.438      ;
; 19996.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.438      ;
; 19996.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.438      ;
; 19996.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.438      ;
; 19996.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.438      ;
; 19996.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.433      ;
; 19996.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.433      ;
; 19996.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.433      ;
; 19996.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.433      ;
; 19996.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.433      ;
; 19996.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.433      ;
; 19996.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.433      ;
; 19996.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.433      ;
; 19996.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.422      ;
; 19996.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.422      ;
; 19996.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.422      ;
; 19996.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.422      ;
; 19996.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.422      ;
; 19996.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.422      ;
; 19996.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.422      ;
; 19996.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.422      ;
; 19996.523 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.417      ;
; 19996.523 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.417      ;
; 19996.523 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.417      ;
; 19996.523 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.417      ;
; 19996.523 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.417      ;
; 19996.523 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.417      ;
; 19996.523 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.417      ;
; 19996.523 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.417      ;
; 19996.598 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.342      ;
; 19996.598 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.342      ;
; 19996.598 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.342      ;
; 19996.598 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.342      ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.312 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.561 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.760      ;
; 0.613 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.812      ;
; 0.733 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.009      ;
; 0.871 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.902 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.178      ;
; 0.902 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.178      ;
; 0.910 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.186      ;
; 0.934 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.210      ;
; 0.938 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.214      ;
; 0.938 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.214      ;
; 0.946 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.222      ;
; 0.951 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.227      ;
; 0.951 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.227      ;
; 0.969 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.245      ;
; 0.979 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.255      ;
; 1.005 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.281      ;
; 1.005 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.281      ;
; 1.009 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.285      ;
; 1.009 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.285      ;
; 1.013 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.289      ;
; 1.017 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.293      ;
; 1.027 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.226      ;
; 1.037 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.236      ;
; 1.058 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.334      ;
; 1.086 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.362      ;
; 1.089 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.365      ;
; 1.089 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.365      ;
; 1.107 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.383      ;
; 1.107 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.383      ;
; 1.115 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.391      ;
; 1.122 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.398      ;
; 1.173 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.449      ;
; 1.191 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.467      ;
; 1.191 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.467      ;
; 1.199 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.475      ;
; 1.258 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.534      ;
; 1.258 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.534      ;
; 1.262 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.538      ;
; 1.266 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.542      ;
; 1.276 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.552      ;
; 1.276 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.552      ;
; 1.307 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.583      ;
; 1.307 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.583      ;
; 1.315 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.591      ;
; 1.323 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.522      ;
; 1.338 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.614      ;
; 1.343 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.619      ;
; 1.343 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.619      ;
; 1.351 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.627      ;
; 1.394 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.670      ;
; 1.394 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.670      ;
; 1.395 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.671      ;
; 1.395 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.671      ;
; 1.402 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.678      ;
; 1.403 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.679      ;
; 1.423 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.699      ;
; 1.474 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.750      ;
; 1.516 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.715      ;
; 1.565 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.764      ;
; 1.579 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.855      ;
; 1.587 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.786      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.494 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.497 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.510 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.627 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.687      ;
; 0.627 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.687      ;
; 0.627 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.687      ;
; 0.627 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.687      ;
; 0.627 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.687      ;
; 0.627 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.687      ;
; 0.627 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.687      ;
; 0.627 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.687      ;
; 0.634 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.694      ;
; 0.634 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.694      ;
; 0.634 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.694      ;
; 0.634 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.694      ;
; 0.634 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.694      ;
; 0.634 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.694      ;
; 0.634 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.694      ;
; 0.634 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.694      ;
; 0.639 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.699      ;
; 0.639 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.699      ;
; 0.639 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.699      ;
; 0.639 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.699      ;
; 0.639 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.699      ;
; 0.639 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.699      ;
; 0.639 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.699      ;
; 0.639 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.699      ;
; 0.644 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.704      ;
; 0.644 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.704      ;
; 0.644 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.704      ;
; 0.644 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.704      ;
; 0.644 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.704      ;
; 0.644 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.704      ;
; 0.644 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.704      ;
; 0.644 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.704      ;
; 0.688 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.748      ;
; 0.688 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.748      ;
; 0.688 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.748      ;
; 0.688 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.748      ;
; 0.688 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.748      ;
; 0.688 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.748      ;
; 0.688 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.748      ;
; 0.688 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.748      ;
; 0.693 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.753      ;
; 0.693 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.753      ;
; 0.693 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.753      ;
; 0.693 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.753      ;
; 0.693 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.753      ;
; 0.693 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.753      ;
; 0.693 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.753      ;
; 0.693 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.753      ;
; 0.739 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.938      ;
; 0.745 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.752 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.828 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.841 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.040      ;
; 0.842 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.902      ;
; 0.842 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.902      ;
; 0.842 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.902      ;
; 0.842 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.902      ;
; 0.842 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.902      ;
; 0.842 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.902      ;
; 0.842 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.902      ;
; 0.842 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.902      ;
; 0.842 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.843 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
; 0.847 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.907      ;
; 0.847 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.907      ;
; 0.847 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.907      ;
; 0.847 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.907      ;
; 0.847 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.907      ;
; 0.847 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.907      ;
; 0.847 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.907      ;
; 0.847 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.907      ;
; 0.870 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.069      ;
; 0.871 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.920 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.119      ;
; 0.924 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.123      ;
; 0.937 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.136      ;
; 0.940 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.139      ;
; 0.944 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.961 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.160      ;
; 0.974 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.173      ;
; 1.034 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.233      ;
; 1.035 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.234      ;
; 1.040 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.239      ;
; 1.062 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.261      ;
; 1.070 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.269      ;
; 1.103 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.302      ;
; 1.112 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.311      ;
; 1.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.315      ;
; 1.127 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.326      ;
; 1.129 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.328      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.054 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.939      ;
; -2.054 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.939      ;
; -2.054 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.939      ;
; -2.054 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.939      ;
; -2.054 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.939      ;
; -2.054 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.939      ;
; -2.054 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.939      ;
; -2.054 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.939      ;
; -1.878 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.763      ;
; -1.878 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.763      ;
; -1.878 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.763      ;
; -1.878 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.763      ;
; -1.878 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.763      ;
; -1.878 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.763      ;
; -1.878 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.763      ;
; -1.878 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.763      ;
; -1.766 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.651      ;
; -1.766 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.651      ;
; -1.766 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.651      ;
; -1.766 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.651      ;
; -1.766 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.651      ;
; -1.766 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.651      ;
; -1.766 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.651      ;
; -1.766 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.651      ;
; -1.618 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.503      ;
; -1.618 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.503      ;
; -1.618 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.503      ;
; -1.618 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.503      ;
; -1.618 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.503      ;
; -1.618 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.503      ;
; -1.618 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.503      ;
; -1.618 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.028      ; 1.503      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.328 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.388      ;
; 0.328 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.388      ;
; 0.328 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.388      ;
; 0.328 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.388      ;
; 0.328 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.388      ;
; 0.328 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.388      ;
; 0.328 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.388      ;
; 0.328 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.388      ;
; 0.497 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.557      ;
; 0.497 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.557      ;
; 0.497 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.557      ;
; 0.497 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.557      ;
; 0.497 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.557      ;
; 0.497 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.557      ;
; 0.497 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.557      ;
; 0.497 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.557      ;
; 0.538 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.598      ;
; 0.538 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.598      ;
; 0.538 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.598      ;
; 0.538 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.598      ;
; 0.538 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.598      ;
; 0.538 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.598      ;
; 0.538 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.598      ;
; 0.538 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.598      ;
; 0.680 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.740      ;
; 0.680 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.740      ;
; 0.680 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.740      ;
; 0.680 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.740      ;
; 0.680 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.740      ;
; 0.680 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.740      ;
; 0.680 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.740      ;
; 0.680 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 1.740      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                               ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                               ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                               ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.853  ; 10000.037    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.853  ; 10000.037    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.853  ; 10000.037    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.853  ; 10000.037    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.853  ; 10000.037    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.853  ; 10000.037    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.853  ; 10000.037    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.853  ; 10000.037    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.983  ; 9999.983     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.983  ; 9999.983     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.017 ; 10000.017    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.017 ; 10000.017    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 333333.077 ; 333333.293   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.077 ; 333333.293   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.077 ; 333333.293   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.077 ; 333333.293   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.189 ; 333333.373   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.189 ; 333333.373   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.189 ; 333333.373   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.189 ; 333333.373   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.314 ; 333333.314   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.314 ; 333333.314   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.349 ; 333333.349   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.349 ; 333333.349   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.349 ; 333333.349   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.349 ; 333333.349   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.351 ; 333333.351   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.351 ; 333333.351   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 2.914 ; 3.060 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; 3.041 ; 3.178 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -2.119 ; -2.228 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; -1.323 ; -1.474 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 6.563 ; 6.634 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 5.300 ; 5.336 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.435 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 5.624 ; 5.665 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 4.010 ; 4.031 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 2.398 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 5.532 ; 5.559 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 4.313 ; 4.367 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.025 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 5.063 ; 5.077 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 3.342 ; 3.282 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 1.990 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.037 ;    ;    ; 4.167 ;
; sensor     ; Z           ; 5.910 ;    ;    ; 6.025 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 3.910 ;    ;    ; 4.040 ;
; sensor     ; Z           ; 5.751 ;    ;    ; 5.871 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -1.920 ; -7.411        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.320 ; -21.072       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.211 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.299 ; -20.008       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.060 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clock                                             ; 9.587      ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9999.784   ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 333333.115 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.920     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.234      ;
; -1.845     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.159      ;
; -1.833     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.147      ;
; -1.830     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.144      ;
; -1.828     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.142      ;
; -1.817     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.131      ;
; -1.814     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.128      ;
; -1.812     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.126      ;
; -1.789     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.103      ;
; -1.774     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.088      ;
; -1.771     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.085      ;
; -1.769     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.083      ;
; -1.761     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.075      ;
; -1.761     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.075      ;
; -1.758     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.072      ;
; -1.756     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.070      ;
; -1.756     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.070      ;
; -1.733     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.047      ;
; -1.730     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.044      ;
; -1.728     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.042      ;
; -1.710     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.024      ;
; -1.707     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.021      ;
; -1.705     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.019      ;
; -1.705     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.019      ;
; -1.705     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.019      ;
; -1.702     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.016      ;
; -1.702     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.016      ;
; -1.700     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.014      ;
; -1.700     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 1.014      ;
; -1.640     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.954      ;
; -1.609     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.923      ;
; -1.607     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.921      ;
; -1.580     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.894      ;
; -1.577     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.891      ;
; -1.575     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.889      ;
; -1.575     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.889      ;
; -1.575     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.889      ;
; -1.571     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.885      ;
; -1.547     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.861      ;
; -1.544     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.858      ;
; -1.542     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.856      ;
; -1.522     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.836      ;
; -1.519     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.833      ;
; -1.517     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.831      ;
; -1.497     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.811      ;
; -1.496     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.810      ;
; -1.494     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.808      ;
; -1.492     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.806      ;
; -1.488     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.802      ;
; -1.485     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.799      ;
; -1.483     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.797      ;
; -1.363     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.535     ; 0.677      ;
; 666665.340 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 1.276      ;
; 666665.391 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 1.225      ;
; 666665.417 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 1.199      ;
; 666665.553 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 1.063      ;
; 666665.763 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.853      ;
; 666665.793 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.823      ;
; 666665.900 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.716      ;
; 666666.043 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.573      ;
; 666666.057 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.559      ;
; 666666.266 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.037     ; 0.350      ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.320    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.206      ;
; -1.320    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.206      ;
; -1.320    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.206      ;
; -1.320    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.206      ;
; -1.320    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.206      ;
; -1.320    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.206      ;
; -1.320    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.206      ;
; -1.320    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.206      ;
; -1.314    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.200      ;
; -1.314    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.200      ;
; -1.314    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.200      ;
; -1.314    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.200      ;
; -1.314    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.200      ;
; -1.314    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.200      ;
; -1.314    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.200      ;
; -1.314    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.200      ;
; -1.183    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.069      ;
; -1.183    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.069      ;
; -1.183    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.069      ;
; -1.183    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.069      ;
; -1.183    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.069      ;
; -1.183    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.069      ;
; -1.183    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.069      ;
; -1.183    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.069      ;
; -1.179    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.065      ;
; -1.179    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.065      ;
; -1.179    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.065      ;
; -1.179    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.065      ;
; -1.179    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.065      ;
; -1.179    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.065      ;
; -1.179    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.065      ;
; -1.179    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.065      ;
; -1.178    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.064      ;
; -1.178    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.064      ;
; -1.178    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.064      ;
; -1.178    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.064      ;
; -1.178    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.064      ;
; -1.178    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.064      ;
; -1.178    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.064      ;
; -1.178    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.064      ;
; -1.172    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.058      ;
; -1.172    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.058      ;
; -1.172    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.058      ;
; -1.172    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.058      ;
; -1.172    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.058      ;
; -1.172    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.058      ;
; -1.172    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.058      ;
; -1.172    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.058      ;
; -1.152    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.038      ;
; -1.152    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.038      ;
; -1.152    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.038      ;
; -1.152    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.038      ;
; -1.152    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.038      ;
; -1.152    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.038      ;
; -1.152    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.038      ;
; -1.152    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.038      ;
; -1.146    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.032      ;
; -1.146    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.032      ;
; -1.146    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.032      ;
; -1.146    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.032      ;
; -1.146    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.032      ;
; -1.146    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.032      ;
; -1.146    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.032      ;
; -1.146    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.032      ;
; 19997.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.105      ;
; 19997.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.105      ;
; 19997.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.105      ;
; 19997.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.105      ;
; 19997.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.105      ;
; 19997.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.105      ;
; 19997.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.105      ;
; 19997.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.105      ;
; 19997.849 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.101      ;
; 19997.849 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.101      ;
; 19997.849 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.101      ;
; 19997.849 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.101      ;
; 19997.849 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.101      ;
; 19997.849 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.101      ;
; 19997.849 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.101      ;
; 19997.849 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.101      ;
; 19997.861 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.089      ;
; 19997.861 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.089      ;
; 19997.861 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.089      ;
; 19997.861 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.089      ;
; 19997.861 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.089      ;
; 19997.861 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.089      ;
; 19997.861 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.089      ;
; 19997.861 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.089      ;
; 19997.865 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.085      ;
; 19997.865 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.085      ;
; 19997.865 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.085      ;
; 19997.865 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.085      ;
; 19997.865 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.085      ;
; 19997.865 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.085      ;
; 19997.865 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.085      ;
; 19997.865 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.085      ;
; 19997.904 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.046      ;
; 19997.904 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.046      ;
; 19997.904 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.046      ;
; 19997.904 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 2.046      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.341 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.462      ;
; 0.349 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.395 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.602      ;
; 0.490 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.697      ;
; 0.493 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.700      ;
; 0.495 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.702      ;
; 0.501 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.622      ;
; 0.504 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.711      ;
; 0.507 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.714      ;
; 0.508 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.715      ;
; 0.509 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.716      ;
; 0.511 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.718      ;
; 0.513 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.720      ;
; 0.543 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.750      ;
; 0.543 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.750      ;
; 0.557 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.764      ;
; 0.559 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.766      ;
; 0.560 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.767      ;
; 0.562 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.769      ;
; 0.562 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.769      ;
; 0.564 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.771      ;
; 0.565 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.772      ;
; 0.584 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.589 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.602 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.809      ;
; 0.614 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.821      ;
; 0.615 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.822      ;
; 0.618 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.825      ;
; 0.621 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.828      ;
; 0.623 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.830      ;
; 0.633 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.840      ;
; 0.646 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.853      ;
; 0.653 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.860      ;
; 0.656 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.863      ;
; 0.658 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.865      ;
; 0.674 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.881      ;
; 0.677 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.884      ;
; 0.679 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.886      ;
; 0.710 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.917      ;
; 0.711 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.918      ;
; 0.713 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.920      ;
; 0.714 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.921      ;
; 0.715 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.922      ;
; 0.716 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.923      ;
; 0.733 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.940      ;
; 0.736 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.943      ;
; 0.738 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.945      ;
; 0.765 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.972      ;
; 0.767 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.974      ;
; 0.768 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.975      ;
; 0.770 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.977      ;
; 0.778 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.985      ;
; 0.781 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.988      ;
; 0.783 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.990      ;
; 0.790 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 0.997      ;
; 0.831 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.952      ;
; 0.835 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.042      ;
; 0.869 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.990      ;
; 0.890 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.097      ;
; 0.913 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.034      ;
; 0.916 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.037      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.211 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.990      ;
; 0.211 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.990      ;
; 0.211 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.990      ;
; 0.211 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.990      ;
; 0.211 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.990      ;
; 0.211 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.990      ;
; 0.211 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.990      ;
; 0.211 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.990      ;
; 0.214 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.993      ;
; 0.214 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.993      ;
; 0.214 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.993      ;
; 0.214 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.993      ;
; 0.214 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.993      ;
; 0.214 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.993      ;
; 0.214 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.993      ;
; 0.214 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.993      ;
; 0.242 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.021      ;
; 0.242 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.021      ;
; 0.242 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.021      ;
; 0.242 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.021      ;
; 0.242 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.021      ;
; 0.242 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.021      ;
; 0.242 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.021      ;
; 0.242 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.021      ;
; 0.245 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.024      ;
; 0.245 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.024      ;
; 0.245 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.024      ;
; 0.245 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.024      ;
; 0.245 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.024      ;
; 0.245 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.024      ;
; 0.245 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.024      ;
; 0.245 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.024      ;
; 0.254 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.033      ;
; 0.254 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.033      ;
; 0.254 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.033      ;
; 0.254 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.033      ;
; 0.254 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.033      ;
; 0.254 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.033      ;
; 0.254 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.033      ;
; 0.254 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.033      ;
; 0.260 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.039      ;
; 0.260 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.039      ;
; 0.260 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.039      ;
; 0.260 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.039      ;
; 0.260 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.039      ;
; 0.260 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.039      ;
; 0.260 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.039      ;
; 0.260 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.039      ;
; 0.292 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.303 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.338 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.117      ;
; 0.338 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.117      ;
; 0.338 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.117      ;
; 0.338 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.117      ;
; 0.338 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.117      ;
; 0.338 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.117      ;
; 0.338 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.117      ;
; 0.338 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.117      ;
; 0.341 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.120      ;
; 0.341 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.120      ;
; 0.341 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.120      ;
; 0.341 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.120      ;
; 0.341 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.120      ;
; 0.341 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.120      ;
; 0.341 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.120      ;
; 0.341 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.120      ;
; 0.441 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.451 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.454 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.504 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.515 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.542 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.570 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.691      ;
; 0.581 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.583 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.588 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.647 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.768      ;
; 0.648 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.650 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.771      ;
; 0.654 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.775      ;
; 0.664 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.785      ;
; 0.667 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.788      ;
; 0.674 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.795      ;
; 0.681 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.802      ;
; 0.690 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.811      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.299 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.185      ;
; -1.299 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.185      ;
; -1.299 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.185      ;
; -1.299 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.185      ;
; -1.299 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.185      ;
; -1.299 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.185      ;
; -1.299 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.185      ;
; -1.299 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.185      ;
; -1.202 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.088      ;
; -1.202 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.088      ;
; -1.202 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.088      ;
; -1.202 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.088      ;
; -1.202 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.088      ;
; -1.202 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.088      ;
; -1.202 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.088      ;
; -1.202 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.088      ;
; -1.156 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.042      ;
; -1.156 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.042      ;
; -1.156 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.042      ;
; -1.156 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.042      ;
; -1.156 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.042      ;
; -1.156 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.042      ;
; -1.156 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.042      ;
; -1.156 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 1.042      ;
; -1.055 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.941      ;
; -1.055 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.941      ;
; -1.055 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.941      ;
; -1.055 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.941      ;
; -1.055 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.941      ;
; -1.055 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.941      ;
; -1.055 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.941      ;
; -1.055 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.037      ; 0.941      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.060 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.839      ;
; 0.060 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.839      ;
; 0.060 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.839      ;
; 0.060 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.839      ;
; 0.060 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.839      ;
; 0.060 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.839      ;
; 0.060 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.839      ;
; 0.060 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.839      ;
; 0.153 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.932      ;
; 0.153 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.932      ;
; 0.153 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.932      ;
; 0.153 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.932      ;
; 0.153 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.932      ;
; 0.153 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.932      ;
; 0.153 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.932      ;
; 0.153 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.932      ;
; 0.213 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.992      ;
; 0.213 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.992      ;
; 0.213 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.992      ;
; 0.213 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.992      ;
; 0.213 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.992      ;
; 0.213 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.992      ;
; 0.213 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.992      ;
; 0.213 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 0.992      ;
; 0.309 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.088      ;
; 0.309 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.088      ;
; 0.309 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.088      ;
; 0.309 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.088      ;
; 0.309 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.088      ;
; 0.309 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.088      ;
; 0.309 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.088      ;
; 0.309 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.088      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                               ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                               ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                               ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.784  ; 10000.000    ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.996  ; 9999.996     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.006 ; 10000.006    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 333333.115 ; 333333.331   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.115 ; 333333.331   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.115 ; 333333.331   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.115 ; 333333.331   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.150 ; 333333.334   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.150 ; 333333.334   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.150 ; 333333.334   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.150 ; 333333.334   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.328 ; 333333.328   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.328 ; 333333.328   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.329 ; 333333.329   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.329 ; 333333.329   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.329 ; 333333.329   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.329 ; 333333.329   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.336 ; 333333.336   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.336 ; 333333.336   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.336 ; 333333.336   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.336 ; 333333.336   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.337 ; 333333.337   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.337 ; 333333.337   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 1.915 ; 2.128 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; 2.056 ; 2.253 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -1.374 ; -1.625 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; -0.940 ; -1.205 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 4.314 ; 4.545 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 3.514 ; 3.690 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 1.580 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 3.765 ; 3.967 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 2.523 ; 2.635 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 1.608 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 3.680 ; 3.846 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 2.917 ; 3.049 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 1.307 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 3.399 ; 3.586 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 2.127 ; 2.117 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 1.335 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 2.728 ;    ;    ; 3.004 ;
; sensor     ; Z           ; 4.036 ;    ;    ; 4.398 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 2.647 ;    ;    ; 2.928 ;
; sensor     ; Z           ; 3.941 ;    ;    ; 4.308 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -3.230  ; 0.186 ; -2.256   ; 0.060   ; 9.587               ;
;  clock                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.286  ; 0.211 ; -2.256   ; 0.060   ; 9999.747            ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -3.230  ; 0.186 ; N/A      ; N/A     ; 333333.077          ;
; Design-wide TNS                                    ; -48.906 ; 0.0   ; -34.584  ; 0.0     ; 0.0                 ;
;  clock                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -36.480 ; 0.000 ; -34.584  ; 0.000   ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -12.426 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 3.284 ; 3.382 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; 3.456 ; 3.542 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -1.374 ; -1.625 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clock      ; -0.940 ; -1.205 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 7.266 ; 7.475 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 5.853 ; 6.008 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 2.693 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 6.207 ; 6.388 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 4.419 ; 4.472 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 2.654 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 3.680 ; 3.846 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clock      ; 2.917 ; 3.049 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ; 1.307 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clock      ; 3.399 ; 3.586 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clock      ; 2.127 ; 2.117 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clock      ;       ; 1.335 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.531 ;    ;    ; 4.608 ;
; sensor     ; Z           ; 6.591 ;    ;    ; 6.762 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 2.647 ;    ;    ; 2.928 ;
; sensor     ; Z           ; 3.941 ;    ;    ; 4.308 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ledchek0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledchek1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Z             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDSENSOR     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk1_5K       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sensor                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inicio                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledchek0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ledchek1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDSENSOR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk1_5K       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledchek0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ledchek1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDSENSOR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk1_5K       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledchek0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ledchek1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDSENSOR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk1_5K       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 360      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 360      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 23    ; 23   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 30 18:09:12 2024
Info: Command: quartus_sta PARTEKEKO -c PARTEKEKO
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PARTEKEKO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock clock
    Info (332110): create_generated_clock -source {inst6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 100000 -multiply_by 3 -duty_cycle 50.00 -name {inst6|altpll_component|auto_generated|pll1|clk[0]} {inst6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.230
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.230       -12.426 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.286       -36.480 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.549         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.256
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.256       -34.584 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.356         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.835         0.000 clock 
    Info (332119):  9999.751         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 333333.081         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.882
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.882       -11.088 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.073       -33.112 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.494         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.054
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.054       -31.456 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.328
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.328         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.817         0.000 clock 
    Info (332119):  9999.747         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 333333.077         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.920
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.920        -7.411 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.320       -21.072 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.211         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.299
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.299       -20.008 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.060
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.060         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.587         0.000 clock 
    Info (332119):  9999.784         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 333333.115         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4622 megabytes
    Info: Processing ended: Sat Nov 30 18:09:18 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


