
---------- Begin Simulation Statistics ----------
simSeconds                                   0.064734                       # Number of seconds simulated (Second)
simTicks                                  64734260000                       # Number of ticks simulated (Tick)
finalTick                                 64734260000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    983.24                       # Real time elapsed on the host (Second)
hostTickRate                                 65837789                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   24200764                       # Number of bytes of host memory used (Byte)
simInsts                                     50000003                       # Number of instructions simulated (Count)
simOps                                       50000003                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    50852                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      50852                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        129468521                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        65057794                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       60690671                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 139568                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             15057733                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           9432498                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples           129456884                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.468810                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.221442                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 104909229     81.04%     81.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9812431      7.58%     88.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5207291      4.02%     92.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4086179      3.16%     95.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2089710      1.61%     97.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1469555      1.14%     98.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    971031      0.75%     99.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    619344      0.48%     99.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    292114      0.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             129456884                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  257691      4.98%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     8      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                 88656      1.71%      6.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     6      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult              1042069     20.13%     26.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                74      0.00%     26.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv               1728820     33.39%     60.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc              1941482     37.50%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  18298      0.35%     98.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 93229      1.80%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              7513      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               49      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      31960785     52.66%     52.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            2      0.00%     52.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     52.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        16629      0.03%     52.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      2205466      3.63%     56.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       132156      0.22%     56.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      1065943      1.76%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      2928432      4.83%     63.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       483680      0.80%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      1680526      2.77%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5056905      8.33%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1159062      1.91%     76.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     12108788     19.95%     96.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1892265      3.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       60690671                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.468768                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             5177895                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.085316                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                206185004                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                48578787                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        37798153                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  49970681                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 31537891                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         21384417                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    38545972                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     27322562                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          59938687                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16708372                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    492583                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19732574                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8180536                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3024202                       # Number of stores executed (Count)
system.cpu.numRate                           0.462960                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             153                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           11637                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000003                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.589370                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.589370                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.386194                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.386194                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   67519260                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  30715201                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    21400260                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   17388433                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                1068822924                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 16674316                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 64734260000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       17277304                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3187867                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2119047                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2081402                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            289211                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               1066                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1078                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     23836864                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     6.044884                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     4.537038                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      3834058     16.08%     16.08% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      2917092     12.24%     28.32% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2       365838      1.53%     29.86% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      1541025      6.46%     36.32% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       518463      2.18%     38.50% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      1185951      4.98%     43.47% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      2142317      8.99%     52.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      1367889      5.74%     58.20% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      2494340     10.46%     68.66% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      1415542      5.94%     74.60% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10      1830658      7.68%     82.28% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       425239      1.78%     84.06% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       869598      3.65%     87.71% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13      1731443      7.26%     94.98% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14      1197411      5.02%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     23836864                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        15086183                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            290289                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    127445148                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.392326                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.534580                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       114667426     89.97%     89.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5685719      4.46%     94.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1119281      0.88%     95.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          510329      0.40%     95.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          127367      0.10%     95.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          158928      0.12%     95.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          113296      0.09%     96.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1941565      1.52%     97.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3121237      2.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    127445148                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000003                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    16704069                       # Number of memory references committed (Count)
system.cpu.commit.loads                      13727679                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6906420                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   18563368                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    44474749                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  3461                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     25772986     51.55%     51.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     51.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        14418      0.03%     51.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      1887386      3.77%     55.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       120718      0.24%     55.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      1061270      2.12%     57.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      2925734      5.85%     63.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       419377      0.84%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1094012      2.19%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4576304      9.15%     75.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1087312      2.17%     77.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      9151375     18.30%     96.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1889078      3.78%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000003                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3121237                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       11359652                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11359652                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11359652                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11359652                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      8096287                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         8096287                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      8096287                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        8096287                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 441524054129                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 441524054129                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 441524054129                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 441524054129                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19455939                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19455939                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19455939                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19455939                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.416134                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.416134                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.416134                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.416134                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54534.140666                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54534.140666                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 54534.140666                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 54534.140666                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         5716                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          370                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          531                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.764595                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    17.619048                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       654254                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            654254                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      6260409                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       6260409                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      6260409                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      6260409                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1835878                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1835878                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1835878                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1835878                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 110392801705                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 110392801705                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 110392801705                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 110392801705                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.094361                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.094361                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.094361                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.094361                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60130.793933                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60130.793933                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60130.793933                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60130.793933                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1833830                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9179276                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9179276                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      7300277                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       7300277                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 393244468500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 393244468500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     16479553                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     16479553                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.442990                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.442990                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53867.061277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53867.061277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      5580927                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      5580927                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1719350                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1719350                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 101738562500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 101738562500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.104332                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.104332                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59172.688807                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59172.688807                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2180376                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2180376                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       796010                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       796010                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  48279585629                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  48279585629                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2976386                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2976386                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.267442                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.267442                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60651.983805                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60651.983805                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       679482                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       679482                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       116528                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       116528                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   8654239205                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   8654239205                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.039151                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.039151                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 74267.465373                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 74267.465373                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2046.862658                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12516000                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1833830                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.825060                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2046.862658                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999445                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999445                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          210                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1810                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          157483390                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         157483390                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2243734                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             117538846                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   5371429                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4011500                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 291375                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6356332                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   639                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               68646245                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3556                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       691961                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       691961                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       691961                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       691961                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        72547                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        72547                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        72547                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        72547                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   5060411500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   5060411500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   5060411500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   5060411500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       764508                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       764508                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       764508                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       764508                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.094894                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.094894                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.094894                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.094894                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 69753.559761                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 69753.559761                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 69753.559761                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 69753.559761                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        72547                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        72547                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        72547                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        72547                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   4987864500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   4987864500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   4987864500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   4987864500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.094894                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.094894                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.094894                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.094894                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 68753.559761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 68753.559761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 68753.559761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 68753.559761                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        72531                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       691961                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       691961                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        72547                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        72547                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   5060411500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   5060411500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       764508                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       764508                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.094894                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.094894                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 69753.559761                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 69753.559761                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        72547                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        72547                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   4987864500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   4987864500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.094894                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.094894                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 68753.559761                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 68753.559761                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.994852                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       762681                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        72531                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    10.515242                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1548500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.994852                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999678                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999678                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      1601563                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      1601563                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              13971                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       76675430                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     6922262                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6922262                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     129145538                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  583962                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       3379                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  497                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         1518                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5581784                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   225                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       14                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          129456884                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.592285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.843029                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                113992197     88.05%     88.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1341787      1.04%     89.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3576822      2.76%     91.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   824028      0.64%     92.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   889940      0.69%     93.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1199789      0.93%     94.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1509922      1.17%     95.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1889513      1.46%     96.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4232886      3.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            129456884                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.053467                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.592232                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5581377                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5581377                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5581377                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5581377                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          400                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             400                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          400                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            400                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     23419994                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     23419994                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     23419994                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     23419994                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5581777                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5581777                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5581777                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5581777                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000072                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000072                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000072                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000072                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58549.985000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 58549.985000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58549.985000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 58549.985000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         6788                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           81                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      83.802469                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           92                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            92                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           92                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           92                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          308                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          308                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          308                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          308                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     19987494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     19987494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     19987494                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     19987494                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 64894.461039                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 64894.461039                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 64894.461039                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 64894.461039                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5581377                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5581377                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          400                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           400                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     23419994                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     23419994                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5581777                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5581777                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000072                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000072                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58549.985000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58549.985000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           92                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           92                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          308                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          308                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     19987494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     19987494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 64894.461039                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 64894.461039                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           205.021138                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   205.021138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.100108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.100108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          308                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          302                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.150391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           44654524                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          44654524                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    291375                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   23403248                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 60597402                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               65057827                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                92177                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 17277304                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3187867                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    199576                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 60034209                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1170                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         214915                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       157477                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               372392                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 59303823                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                59182570                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  42236077                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  54499433                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.457119                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.774982                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           75                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           75                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           75                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           75                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           33                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           33                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           33                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           33                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      2174000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      2174000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      2174000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      2174000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          108                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          108                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          108                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          108                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.305556                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.305556                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.305556                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.305556                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 65878.787879                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 65878.787879                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 65878.787879                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 65878.787879                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           33                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           33                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           33                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           33                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      2141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      2141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      2141000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      2141000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.305556                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.305556                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.305556                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.305556                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64878.787879                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 64878.787879                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64878.787879                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 64878.787879                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           21                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           75                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           75                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           33                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           33                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      2174000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      2174000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          108                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          108                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.305556                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.305556                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 65878.787879                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 65878.787879                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           33                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           33                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      2141000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      2141000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.305556                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.305556                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 64878.787879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 64878.787879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     9.107250                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           75                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           21                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.571429                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     9.107250                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.569203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.569203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          249                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          249                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      225577                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3549598                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  107                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1170                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 211468                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  129                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    514                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           13727677                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             57.013973                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            96.123886                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7402930     53.93%     53.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                94737      0.69%     54.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               105057      0.77%     55.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                56543      0.41%     55.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                48468      0.35%     56.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                61915      0.45%     56.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               100957      0.74%     57.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               183352      1.34%     58.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               487162      3.55%     62.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               752550      5.48%     67.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            2154144     15.69%     83.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119            1114545      8.12%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             242935      1.77%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             150970      1.10%     94.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             126455      0.92%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              54556      0.40%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              63852      0.47%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              82009      0.60%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              47685      0.35%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              19246      0.14%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              19961      0.15%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              21335      0.16%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              25990      0.19%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              25164      0.18%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              34153      0.25%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              26982      0.20%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              20019      0.15%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              26810      0.20%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              15110      0.11%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              11456      0.08%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           150629      1.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             7409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             13727677                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  16707536                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  239838                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              16947374                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3024212                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  19559                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3043771                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      19731748                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      259397                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  19991145                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   5581770                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      36                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               5581806                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       5581770                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          36                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   5581806                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 291375                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3853867                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                87428452                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1833                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7540301                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              30341056                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               66820459                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                240326                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6774573                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               25577753                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 977814                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            53895079                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   102787829                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 72359245                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  27562714                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              40120649                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 13774356                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  24894303                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        189410096                       # The number of ROB reads (Count)
system.cpu.rob.writes                       132188669                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000003                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 116622                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    116622                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                116622                       # number of overall hits (Count)
system.l2.overallHits::total                   116622                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        72547                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           33                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  308                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1719256                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1792144                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        72547                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           33                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 308                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1719256                       # number of overall misses (Count)
system.l2.overallMisses::total                1792144                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   4877588500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      2089000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        19668500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    108206784000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       113106130000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   4877588500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      2089000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19668500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   108206784000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      113106130000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        72547                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           33                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                308                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1835878                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1908766                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        72547                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           33                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               308                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1835878                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1908766                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.936476                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.938902                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.936476                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.938902                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 67233.496905                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 63303.030303                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 63858.766234                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 62938.145337                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    63112.188529                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 67233.496905                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 63303.030303                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 63858.766234                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 62938.145337                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   63112.188529                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               521468                       # number of writebacks (Count)
system.l2.writebacks::total                    521468                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        72547                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           33                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1719256                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1792144                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        72547                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           33                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1719256                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1792144                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   4732494500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      2023000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     19052500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 104768272000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   109521842000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   4732494500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      2023000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     19052500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 104768272000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  109521842000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.936476                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.938902                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.936476                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.938902                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 65233.496905                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 61303.030303                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 61858.766234                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 60938.145337                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61112.188529                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 65233.496905                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 61303.030303                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 61858.766234                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 60938.145337                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61112.188529                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         521468                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1246040                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1246040                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           308                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              308                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19668500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19668500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          308                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            308                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 63858.766234                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 63858.766234                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          308                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          308                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     19052500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     19052500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 61858.766234                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61858.766234                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                713                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   713                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           115815                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              115815                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   8529990000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     8529990000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         116528                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            116528                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.993881                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.993881                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 73651.858568                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 73651.858568                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       115815                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          115815                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   8298360000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   8298360000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.993881                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.993881                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71651.858568                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71651.858568                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         115909                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            115909                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        72547                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           33                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1603441                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1676021                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   4877588500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      2089000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  99676794000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 104556471500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        72547                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           33                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      1719350                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1791930                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.932586                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.935316                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 67233.496905                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 63303.030303                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 62164.304143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 62383.747877                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        72547                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           33                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1603441                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1676021                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   4732494500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      2023000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  96469912000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 101204429500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.932586                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.935316                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 65233.496905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 61303.030303                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 60164.304143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 60383.747877                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       654254                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           654254                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       654254                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       654254                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14454.481757                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       754712                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     638090                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.182767                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    59385000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14454.481757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.882232                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.882232                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16164                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   52                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  809                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 8345                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 6958                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.986572                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   31126734                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  31126734                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    521468.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     72547.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        33.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       308.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1719035.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.016002046472                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        31945                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        31945                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3999673                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             489966                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1792144                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     521468                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1792144                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   521468                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    221                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      45.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1792144                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               521468                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  898070                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  626524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  218039                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   32416                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   10337                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    3123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    1363                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     797                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     532                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     284                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     77                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  22565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  29512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  31897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  32579                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  33199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  33653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  33675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  33683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  34185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  34164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  33360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  32151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  32071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  32015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  31987                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  31987                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        31945                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      56.093004                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     31.215531                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2724.259892                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-8191        31943     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::303104-311295            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::376832-385023            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         31945                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        31945                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.322304                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.302762                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.832548                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            27305     85.48%     85.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              446      1.40%     86.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3054      9.56%     96.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              908      2.84%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              176      0.55%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               33      0.10%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               17      0.05%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         31945                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   14144                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               114697216                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             33373952                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1771816283.98934340                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              515553155.31528437                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   64734188000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27979.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      4643008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         2112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        19712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    110018240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     33370624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 71724122.589800208807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 32625.691558071412                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 304506.454541999847                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1699536535.985736131668                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 515501745.134647369385                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        72547                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           33                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          308                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1719256                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       521468                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2390440768                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       940540                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9029746                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  48415248590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2903190850192                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     32950.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     28501.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29317.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28160.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5567342.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      4643008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         2112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        19712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    110032384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      114697216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        19712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        19712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     33373952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     33373952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        72547                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           33                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          308                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1719256                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1792144                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       521468                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         521468                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     71724123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        32626                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         304506                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1699755029                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1771816284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       304506                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        304506                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    515553155                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        515553155                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    515553155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     71724123                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        32626                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        304506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1699755029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2287369439                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1791923                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              521416                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        71101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        54740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        55425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        59701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        54843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        51499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        55412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        55088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        58775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        66484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        52799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        54843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        54690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        54686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        53701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        53688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        57211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        55489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        55612                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        55513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        53737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        52140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        54776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        52494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        53353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        52419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        52578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        55025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        53376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        51648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        57430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        71647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        16296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        16601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        16518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        16973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        17179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        15954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        16278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        15812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        16082                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        15788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        16011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        16509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        16109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        16027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        16299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        16738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        16843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        16701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        16804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        16430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        15944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        16343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        16306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        16743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        16606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        16296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        16982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        15839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        15463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        15354                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        16049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             19471342528                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5970687436                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        50815659644                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10866.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28358.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1537534                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             188984                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.80                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           36.24                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       586818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   252.297428                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   135.654117                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   326.868579                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       322888     55.02%     55.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       113198     19.29%     74.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        29927      5.10%     79.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        15448      2.63%     82.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        13087      2.23%     84.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         8784      1.50%     85.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         7079      1.21%     86.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6257      1.07%     88.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        70150     11.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       586818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             114683072                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           33370624                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1771.597791                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              515.501745                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.91                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.22                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.68                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               74.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    925121643.264004                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1229924925.163203                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3817127338.080030                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  977114997.600000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 11518029592.539560                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 53417018198.578308                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1214940389.376069                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  73099277084.601639                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1129.220865                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1566573174                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2909900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  60257786826                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    905027524.128003                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1203222490.411206                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   3720268481.126423                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  982624952.736002                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 11518029592.539560                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 53362054081.023033                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1257172705.689670                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  72948399827.654175                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1126.890148                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1631892382                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2909900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  60192467618                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1676329                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        521468                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1246040                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             115815                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            115815                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1676329                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5351796                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5351800                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5351800                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    148071168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    148071184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                148071184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1792146                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1792146    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1792146                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          6760383500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         9538778678                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3559652                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1773597                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1792238                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1175722                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1252128                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            116528                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           116528                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            308                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1791930                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          616                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5505590                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           87                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       217625                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5723918                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    159368464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      4643008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               164033296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          521468                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  33373952                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2430236                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002506                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.049992                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2424147     99.75%     99.75% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    6089      0.25%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2430236                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2234703000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            309996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1835879000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             33000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          72550493                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3815148                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1906383                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         6088                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  64734260000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.031179                       # Number of seconds simulated (Second)
simTicks                                  31178552000                       # Number of ticks simulated (Tick)
finalTick                                 95912812000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    657.52                       # Real time elapsed on the host (Second)
hostTickRate                                 47418504                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   31775292                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      100000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   152087                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     152087                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         62357105                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        54131006                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       52960723                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8623                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4131057                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2201554                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            62353227                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.849366                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.664158                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  43259601     69.38%     69.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   7105466     11.40%     80.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3391045      5.44%     86.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2776920      4.45%     90.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2155436      3.46%     94.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1477379      2.37%     96.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1034378      1.66%     98.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    696516      1.12%     99.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    456486      0.73%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              62353227                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  329190     66.72%     66.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     57      0.01%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                 25744      5.22%     71.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     71.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     71.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                12      0.00%     71.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     71.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               120216     24.36%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  17834      3.61%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   110      0.02%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               225      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               12      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      31433355     59.35%     59.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       745209      1.41%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       745788      1.41%     62.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      1597053      3.02%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        26318      0.05%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        51249      0.10%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       960714      1.81%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           16      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       891284      1.68%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      8357400     15.78%     84.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1322436      2.50%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      5305231     10.02%     97.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1524670      2.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       52960723                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.849313                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              493400                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009316                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                146424840                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                45404662                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        41738559                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  22351856                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 12860108                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10937529                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    42205591                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     11248532                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          52807240                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      13581661                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    118340                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           16416780                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8053430                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      2835119                       # Number of stores executed (Count)
system.cpu.numRate                           0.846852                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            3878                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999998                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      49999998                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.247142                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.247142                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.801833                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.801833                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   58982451                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  34722087                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10948244                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    7846449                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 629007134                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  8760567                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 95912812000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       13753078                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2960371                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2066105                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1936284                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             72190                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 56                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           70                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     15596438                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     3.629317                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     4.812955                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      7320072     46.93%     46.93% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      1623845     10.41%     57.35% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      1166111      7.48%     64.82% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3        49724      0.32%     65.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       317854      2.04%     67.18% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       270209      1.73%     68.91% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       491687      3.15%     72.06% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       518865      3.33%     75.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       501685      3.22%     78.61% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       720131      4.62%     83.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       304463      1.95%     85.18% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       215289      1.38%     86.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        97833      0.63%     87.19% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13      1768303     11.34%     98.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14       230367      1.48%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     15596438                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts         4139421                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             72260                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     61806660                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.808974                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.253801                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        51825252     83.85%     83.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3115740      5.04%     88.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          503744      0.82%     89.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          745666      1.21%     90.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          147108      0.24%     91.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           68066      0.11%     91.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          150749      0.24%     91.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          196164      0.32%     91.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5054171      8.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     61806660                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999998                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               49999998                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15411446                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12673515                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7666303                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10278557                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    47468227                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                744305                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29848181     59.70%     59.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       744607      1.49%     61.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     61.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       745614      1.49%     62.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      1437777      2.88%     65.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        26234      0.05%     65.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        51184      0.10%     65.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       958528      1.92%     67.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            5      0.00%     67.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       776422      1.55%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      7908712     15.82%     84.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1219941      2.44%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4764803      9.53%     96.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1517990      3.04%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     49999998                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5054171                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       11828424                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11828424                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11828424                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11828424                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3434642                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3434642                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3434642                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3434642                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 190743039452                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 190743039452                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 190743039452                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 190743039452                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     15263066                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      15263066                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     15263066                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     15263066                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.225030                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.225030                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.225030                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.225030                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 55535.057060                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 55535.057060                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 55535.057060                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 55535.057060                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3760                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1446                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          189                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           34                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      19.894180                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    42.529412                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       263155                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            263155                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2549928                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2549928                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2549928                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2549928                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       884714                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       884714                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       884714                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       884714                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  56168849462                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  56168849462                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  56168849462                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  56168849462                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.057964                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.057964                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.057964                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.057964                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 63488.143583                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 63488.143583                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 63488.143583                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 63488.143583                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 884713                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9780252                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9780252                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2744881                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2744881                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 152467774000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 152467774000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12525133                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12525133                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.219150                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.219150                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 55546.223680                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 55546.223680                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2004255                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2004255                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       740626                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       740626                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  47088433000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  47088433000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.059131                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.059131                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 63579.232973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 63579.232973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2048172                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2048172                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       689761                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       689761                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  38275265452                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  38275265452                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2737933                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2737933                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.251928                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.251928                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 55490.619870                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 55490.619870                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       545673                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       545673                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       144088                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       144088                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   9080416462                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   9080416462                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.052627                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.052627                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 63019.935470                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 63019.935470                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13392667                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             886761                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              15.102905                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          269                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1730                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          122989241                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         122989241                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1126228                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              52800059                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6084845                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2267248                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  74847                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              3659792                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   141                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               55146559                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   730                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       100814                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       100814                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       100814                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       100814                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         3574                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         3574                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         3574                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         3574                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    278100000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    278100000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    278100000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    278100000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       104388                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       104388                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       104388                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       104388                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.034238                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.034238                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.034238                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.034238                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 77811.975378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 77811.975378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 77811.975378                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 77811.975378                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         3574                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         3574                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         3574                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         3574                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    274526000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    274526000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    274526000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    274526000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.034238                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.034238                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.034238                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.034238                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 76811.975378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 76811.975378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 76811.975378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 76811.975378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         3574                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       100814                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       100814                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         3574                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         3574                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    278100000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    278100000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       104388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       104388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.034238                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.034238                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 77811.975378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 77811.975378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         3574                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         3574                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    274526000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    274526000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.034238                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.034238                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 76811.975378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 76811.975378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       106215                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         3590                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    29.586351                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       212350                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       212350                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               6781                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       57229568                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5306055                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5306055                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      62270698                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  149962                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                         25                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  228                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          514                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6039336                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    86                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           62353227                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.917828                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.248618                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 50218756     80.54%     80.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1016034      1.63%     82.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4382177      7.03%     89.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   115753      0.19%     89.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   571813      0.92%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   692274      1.11%     91.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   710043      1.14%     92.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    77975      0.13%     92.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4568402      7.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             62353227                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.085091                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.917771                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6039183                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6039183                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6039183                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6039183                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          148                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             148                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          148                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            148                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     10113500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     10113500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     10113500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     10113500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6039331                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6039331                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6039331                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6039331                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000025                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000025                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000025                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000025                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68334.459459                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68334.459459                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68334.459459                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68334.459459                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         2040                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           22                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      92.727273                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           39                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            39                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           39                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           39                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          109                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          109                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          109                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          109                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      8009000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      8009000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      8009000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      8009000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73477.064220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73477.064220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73477.064220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73477.064220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6039183                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6039183                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          148                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           148                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     10113500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     10113500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6039331                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6039331                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000025                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000025                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68334.459459                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68334.459459                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           39                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           39                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          109                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          109                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      8009000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      8009000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73477.064220                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73477.064220                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           330.347819                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             11620977                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                417                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           27868.050360                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   330.347819                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.161303                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.161303                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          417                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          332                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.203613                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           48314757                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          48314757                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     74847                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    8893872                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 14882956                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               54131006                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5933                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 13753078                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2960371                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     79207                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 14711525                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2710                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          58525                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        48663                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               107188                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 52711435                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                52676088                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  37289103                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  45482458                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.844749                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.819857                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           15                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           15                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           15                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           15                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           15                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           15                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           15                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           15                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           15                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           15                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           15                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           15                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           12                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           48                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           12                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            4                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           12                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           30                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           30                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1055806                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1079575                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  375                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2710                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 222449                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    194                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12673514                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             25.123963                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            57.583720                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10134869     79.97%     79.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                48035      0.38%     80.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                19543      0.15%     80.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                17170      0.14%     80.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                15892      0.13%     80.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                20405      0.16%     80.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                69627      0.55%     81.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               103708      0.82%     82.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               176063      1.39%     83.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               316850      2.50%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             941612      7.43%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             330594      2.61%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              76397      0.60%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              84640      0.67%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              46670      0.37%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              47586      0.38%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              51484      0.41%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              25559      0.20%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              12185      0.10%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               8151      0.06%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               8303      0.07%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              11348      0.09%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              11969      0.09%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              14801      0.12%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              13118      0.10%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               9520      0.08%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               6542      0.05%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               6260      0.05%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3852      0.03%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               3080      0.02%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            37681      0.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12673514                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  13581211                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   28210                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              13609421                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  2835141                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   6933                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              2842074                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      16416352                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       35143                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  16451495                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   6039336                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       5                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               6039341                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       6039336                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           5                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   6039341                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  74847                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2076714                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                24593797                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7345425                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              28262444                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               54649713                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7964                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3412939                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               25828952                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  23563                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            43918972                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    73570832                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 60508854                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  12240531                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              40340068                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3578935                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  12493743                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        110891908                       # The number of ROB reads (Count)
system.cpu.rob.writes                       108825628                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999998                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   49999998                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                   8163                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      8163                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                  8163                       # number of overall hits (Count)
system.l2.overallHits::total                     8163                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         3574                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  109                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               876551                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  880234                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         3574                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 109                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              876551                       # number of overall misses (Count)
system.l2.overallMisses::total                 880234                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    269107000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         7899000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     55249507000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        55526513000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    269107000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        7899000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    55249507000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       55526513000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         3574                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                109                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             884714                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                888397                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         3574                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               109                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            884714                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               888397                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.990773                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.990812                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.990773                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.990812                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 75295.747062                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 72467.889908                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 63030.567531                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    63081.536273                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 75295.747062                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 72467.889908                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 63030.567531                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   63081.536273                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               254772                       # number of writebacks (Count)
system.l2.writebacks::total                    254772                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         3574                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              109                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           876551                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              880234                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         3574                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             109                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          876551                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             880234                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    261959000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      7681000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  53496407000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    53766047000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    261959000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      7681000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  53496407000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   53766047000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.990773                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.990812                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.990773                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.990812                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73295.747062                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 70467.889908                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 61030.569813                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61081.538545                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73295.747062                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70467.889908                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 61030.569813                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61081.538545                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         254772                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       625037                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         625037                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           109                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              109                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      7899000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      7899000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          109                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            109                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 72467.889908                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 72467.889908                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          109                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          109                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      7681000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      7681000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70467.889908                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70467.889908                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           144087                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              144087                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   8933533500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     8933533500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         144088                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            144088                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999993                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999993                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 62000.968165                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 62000.968165                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       144087                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          144087                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   8645359500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   8645359500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999993                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999993                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60000.968165                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60000.968165                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           8162                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              8162                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         3574                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       732464                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          736038                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    269107000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  46315973500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  46585080500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         3574                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       740626                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        744200                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.988980                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.989033                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 75295.747062                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 63233.105654                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 63291.678555                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         3574                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       732464                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       736038                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    261959000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  44851047500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  45113006500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.988980                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.989033                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73295.747062                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 61233.108385                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 61291.681272                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       263155                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           263155                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       263155                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       263155                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16371.441343                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       287482                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     279319                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.029225                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16371.441343                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.999233                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999233                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   12                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   90                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1018                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                15264                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   14475867                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  14475867                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    254772.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      3574.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       109.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    876486.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000280264814                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        15682                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        15682                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1965615                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             239274                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      880234                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     254772                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    880234                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   254772                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     65                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                880234                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               254772                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  449464                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  295792                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  102156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   19499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    6707                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    3219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    1606                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     803                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     433                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  13148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  15563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  15823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  15933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  16026                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  16260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  16011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  16008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  16110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  16121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  15916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  15734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  15697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  15691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  15696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  15691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        15682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      56.111083                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     43.284068                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     66.678983                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31           4891     31.19%     31.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63          7396     47.16%     78.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95          2165     13.81%     92.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127          397      2.53%     94.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159          194      1.24%     95.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191          106      0.68%     96.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223           93      0.59%     97.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255           42      0.27%     97.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287           43      0.27%     97.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319           55      0.35%     98.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351           62      0.40%     98.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383           44      0.28%     98.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415           92      0.59%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447           22      0.14%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-479           15      0.10%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            8      0.05%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543           10      0.06%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575           11      0.07%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-607            9      0.06%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::608-639            6      0.04%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-671            2      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::672-703            6      0.04%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::704-735            3      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767            1      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::800-831            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::832-863            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::864-895            3      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-927            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::928-959            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1567            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         15682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        15682                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.245823                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.231532                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.708767                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            13822     88.14%     88.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              285      1.82%     89.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1213      7.73%     97.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              314      2.00%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               40      0.26%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                6      0.04%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         15682                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                56334976                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             16305408                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1806850298.88495159                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              522968738.25314277                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   31178574500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27469.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       228736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         6976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     56095104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     16305088                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 7336325.304651736282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 223743.552939854300                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1799156804.972854614258                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 522958474.787411570549                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         3574                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          109                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       876551                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       254772                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    146690376                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      4096666                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  24782123344                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1763836121548                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     41043.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37584.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28272.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6923194.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       228736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         6976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     56099264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       56334976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         6976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         6976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     16305408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     16305408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         3574                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       876551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          880234                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       254772                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         254772                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker      7336325                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         223744                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1799290230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1806850299                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       223744                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        223744                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    522968738                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        522968738                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    522968738                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker      7336325                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        223744                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1799290230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2329819037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               880169                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              254767                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        27235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        26672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        27564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        27593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        28146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        28135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        28006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        27179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        27780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        27935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        27404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        27422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        26931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        28184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        27556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        28397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        27721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        27535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        28161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        26843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        26874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        26449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        27533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        27280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        27122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        27236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        27573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        27135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        27763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        27354                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        27633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        27818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         7953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         7934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         8005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         8249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         7929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         8007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         8093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         7975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         7998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         7948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         7569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         8072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         8081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         8027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         8128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         8019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         8046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         7979                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         7619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         7711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         7967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         7863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         8003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         7686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         8087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         8050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         7834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         8029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         7978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         7947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         8138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              9536994238                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2932723108                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        24932910386                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10835.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28327.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              766069                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             216887                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.13                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       151971                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   477.945924                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   271.470661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   415.987227                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        45175     29.73%     29.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        25783     16.97%     46.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         9562      6.29%     52.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         6620      4.36%     57.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         6455      4.25%     61.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4249      2.80%     64.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3801      2.50%     66.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3446      2.27%     69.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        46880     30.85%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       151971                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              56330816                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           16305088                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1806.716874                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              522.958475                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.41                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.72                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    242211636.576001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    321996533.846399                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1859776703.635207                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  480377132.255999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5547052019.309030                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 25130184215.874809                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1044290596.608069                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  34625888838.105659                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1110.567573                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1432033050                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1401400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28345118950                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    231776292.384001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    308127023.870401                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   1842492947.904008                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  477163618.175999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5547052019.309030                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 25192858907.966026                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 996133771.046475                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  34595604580.656052                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1109.596256                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1368556382                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1401400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28408595618                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              736147                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        254772                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            625037                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             144087                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            144087                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          736147                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2640277                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2640277                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2640277                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     72640384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     72640384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 72640384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             880234                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   880234    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               880234                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          3413886000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         4711731882                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1760043                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       879904                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             744308                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       517927                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           625132                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            144088                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           144088                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            109                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        744200                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          218                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2654140                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        10722                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2665080                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     73463552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       228736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                73699264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          254772                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  16305408                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1143169                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000083                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.009116                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1143074     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      95      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1143169                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1019919500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            109000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         884713000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           3574000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1776684                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       888287                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           95                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  31178552000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
