<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="e5ancdesign" fid="6707" alias="e5ancdesign" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1001" type="Warning" level="2" text="$$s_$$s input pad $$s for PLL/DLL site $$s is not bonded out.\n"/>
	<msg uid="1002" type="Warning" level="2" text="$$s_$$s input pad $$s for PLL/DLL site $$s is not the true side of a differential I/O pair.\n"/>
	<msg uid="1003" type="Error" text="The # of edge clock exceeds limit of $$d.  The edge clock reference of signal &lt;$$s&gt; will be ignored."/>
	<msg uid="1004" type="Warning" level="2" text="[user pref. edge clock] For ECP3 devices, the edge clocks will be selected automatically based on the netlist connections.  The USE EDGE preference for signal &quot;$$s&quot; will be ignored."/>
	<msg uid="1005" type="Warning" level="2" text="[user pref. edge clock] Signal &quot;$$s&quot; is not selected as an edge clock because it does not drive any edge clock input.  The preference will be ignored."/>
	<msg uid="1006" type="Error" text="The # of edge clock exceeds limit of $$d.  Signal &lt;$$s&gt; requires edge clock resources, therefore it cannot be implemented."/>
	<msg uid="1007" type="Error" text="Illegal N*V value for PLL comp &quot;$$s&quot; on site &quot;$$s&quot;: $$d (must have 2 &lt;= N*V &lt;= 32)."/>
	<msg uid="1008" type="Error" text="Illegal N*V value for PLL comp &quot;$$s&quot; on site &quot;$$s&quot;: $$d (must have 2 &lt;= N*V &lt;= 48)."/>
	<msg uid="1009" type="Status" text="&gt;&gt;&gt; Primary clock &quot;$$s&quot; is closer to CIB [$$d], but only PCLK$$d is available."/>
	<msg uid="1010" type="Status" text="&gt;&gt;&gt; Primary clock &quot;$$s&quot; ==&gt; driver &quot;$$d&quot; (CIB), PCLK$$d"/>
	<msg uid="1011" type="Status" text="&gt;&gt;&gt; Primay clock &quot;$$s&quot; ==&gt; driver &quot;$$s&quot; (sweet PIO), PCLK$$d"/>
	<msg uid="1012" type="Status" text="&gt;&gt;&gt; Primay clock &quot;$$s&quot; ==&gt; driver &quot;$$s&quot; (PLL/DLL/CLKDIV), PCLK$$d"/>
	<msg uid="1013" type="Error" text="All primary clock spines have been used, so there's no room left for signal &quot;$$s&quot;."/>
	<msg uid="1014" type="Error" text="Missing REGION_Y_COOR_NUM in 'ncinfo.acd'.\n"/>
	<msg uid="1015" type="Warning" level="2" text="Column $$d of region clocks is partially empty.\n"/>
	<msg uid="1016" type="Error" text="Clock region &quot;$$s&quot;: anchor &quot;$$s&quot; is not in legal range 'CLKREG_R1C1' to 'CLKREG_R$$dC$$d'."/>
	<msg uid="1017" type="Warning" level="2" text="Clock region &quot;$$s&quot; with anchor &quot;$$s&quot; is oversized (its size WxH=$$dx$$d, while its maximum allowed size is WxH=$$dx$$d).  This clock region will be automatically truncated along the device boundary."/>
	<msg uid="1018" type="Warning" level="2" text="(user pref. RCLK clock) Signal &quot;$$s&quot; is not selected as a regional secondary clock since it has already been assigned as a $$s clock."/>
	<msg uid="1019" type="Warning" level="2" text="(user pref. RCLK clock cannot be honoured) Signal &quot;$$s&quot; is not selected as a regional secondary clock because it is a DCS output (has to use a primary tree)."/>
	<msg uid="1020" type="Warning" level="2" text="(user pref. RCLK clock) Signal &quot;$$s&quot; is not selected as a regional secondary clock because it does not drive any clock input."/>
	<msg uid="1021" type="Warning" level="2" text="(user pref. RCLK clock cannot be honoured) Signal &quot;$$s&quot; is not selected as a regional secondary clock."/>
	<msg uid="1022" type="Warning" level="2" text="(user pref. RCLK clock) PLL internal feedback signal &quot;$$s&quot; is not selected to use the regional secondary clock resources because it is driven by the CLKINTFB output of PLL comp &quot;$$s&quot;."/>
	<msg uid="1023" type="Warning" level="2" text="(user pref. RCLK clock) PLL feedback signal &quot;$$s&quot; is not selected to use the regional secondary clock resources because it only drives the FBK input of PLL comp &quot;$$s&quot;, and FB_MODE of this PLL is INTERNAL."/>
	<msg uid="1024" type="Warning" level="2" text="(user pref. RCLK clock) PLL $$s=&gt;CLKFB feedback signal &quot;$$s&quot; is assigned to use regional secondary clock resources in the preference; however, this signal has to use a primary clock tree.  The preference will be ignored."/>
	<msg uid="1025" type="Warning" level="2" text="(user pref. RCLK clock) PLL CLKOP=&gt;CLKFB feedback signal &quot;$$s&quot; is assigned to use regional secondary clock resources in the preference; however, because this PLL comp &quot;$$s&quot; has a property FB_MODE=CLOCKTREE or EXTERNAL, this signal has to use a primary/PURE clock tree.  The preference will be ignored."/>
	<msg uid="1026" type="Warning" level="2" text="(user pref. RCLK clock) Signal &quot;$$s&quot; is selected as a regional secondary clock;  however, according to the architecture, the driver of this signal cannot drive the clock tree directly, therefore general routing has to be used and the design may experience increased injection delay."/>
	<msg uid="1027" type="Status" text="rclk_analysis: selected $$d RCLK clocks:\n"/>
	<msg uid="1028" type="Status" text="-- signal &quot;$$s&quot;\n"/>
	<msg uid="1029" type="Warning" level="2" text="?? PCS site $$s, pin_$$d =&gt; R$$d vs. R$$d\n"/>

	</messages>
</messageFile>
