
*** Running vivado
    with args -log calculator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source calculator.tcl -notrace
Command: synth_design -top calculator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/calculator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Eight_bits_adder' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/Eight_bits_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Four_bits_adder' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/Four_bits_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Full_adder' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/Full_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_adder' (2#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/Full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Four_bits_adder' (3#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/Four_bits_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Eight_bits_adder' (4#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/Eight_bits_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'fnd_ctrl' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'digit_num' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:90]
INFO: [Synth 8-6155] done synthesizing module 'digit_num' (5#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:90]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:31]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:121]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (6#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:121]
WARNING: [Synth 8-6104] Input port 'seg' has an internal driver [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:45]
WARNING: [Synth 8-689] width (7) of port connection 'seg' does not match port width (8) of module 'bcd2seg' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:49]
WARNING: [Synth 8-6104] Input port 'seg' has an internal driver [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:49]
WARNING: [Synth 8-689] width (9) of port connection 'seg' does not match port width (8) of module 'bcd2seg' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:53]
WARNING: [Synth 8-6104] Input port 'seg' has an internal driver [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:53]
WARNING: [Synth 8-6104] Input port 'seg' has an internal driver [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:57]
INFO: [Synth 8-6157] synthesizing module 'clk_mux' [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:103]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:109]
INFO: [Synth 8-6155] done synthesizing module 'clk_mux' (7#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (8#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:31]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ctrl' (9#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (10#1) [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/calculator.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.285 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1154.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1154.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1154.617 ; gain = 50.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1154.617 ; gain = 50.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1154.617 ; gain = 50.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1154.617 ; gain = 50.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1154.617 ; gain = 50.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1154.617 ; gain = 50.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.145 ; gain = 78.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.516 ; gain = 83.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.301 ; gain = 88.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.301 ; gain = 88.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.301 ; gain = 88.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.301 ; gain = 88.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.301 ; gain = 88.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.301 ; gain = 88.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     3|
|4     |LUT2   |    39|
|5     |LUT3   |    16|
|6     |LUT4   |    17|
|7     |LUT5   |    35|
|8     |LUT6   |    42|
|9     |FDCE   |    22|
|10    |FDRE   |     8|
|11    |IBUF   |    19|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.301 ; gain = 88.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1192.301 ; gain = 37.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.301 ; gain = 88.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1204.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1204.355 ; gain = 100.070
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.runs/synth_1/calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculator_utilization_synth.rpt -pb calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  4 14:33:48 2025...
