ALU_4bit ‚Äì 4-bit Arithmetic Logic Unit in Verilog

üîß M√¥ t·∫£
D·ª± √°n n√†y hi·ªán th·ª±c m·ªôt ALU 4-bit ƒë∆°n gi·∫£n b·∫±ng ng√¥n ng·ªØ Verilog, c√≥ th·ªÉ th·ª±c hi·ªán c√°c ph√©p to√°n logic v√† s·ªë h·ªçc c∆° b·∫£n. M√¥-ƒëun ƒë∆∞·ª£c thi·∫øt k·∫ø theo ki·ªÉu combinational v√† c√≥ k√®m theo testbench ƒë·ªÉ ki·ªÉm th·ª≠ b·∫±ng m√¥ ph·ªèng.

‚öôÔ∏è T√≠nh nƒÉng
| Opcode | T√™n ph√©p to√°n | Mi√™u t·∫£            |
| ------ | ------------- | ------------------ |
| `000`  | AND           | `A & B`            |
| `001`  | OR            | `A / B`            |
| `010`  | ADD           | `A + B` (c√≥ carry) |
| `011`  | SUB           | `A - B`            |
| `100`  | XOR           | `A ^ B`            |
| `101`  | NOT           | `~A` (ph·ªß ƒë·ªãnh A)  |
| `110`  | INC           | `A + 1`            |
| `111`  | DEC           | `A - 1`            |


üì§ ƒê·∫ßu v√†o
A[3:0]: to√°n h·∫°ng 1

B[3:0]: to√°n h·∫°ng 2

opcode[2:0]: m√£ l·ªánh ƒë·ªÉ ch·ªçn ph√©p to√°n

üì• ƒê·∫ßu ra
result[3:0]: k·∫øt qu·∫£ c·ªßa ph√©p to√°n

carry_out: c·ªù b√°o tr√†n (ch·ªâ √°p d·ª•ng khi c·ªông)

zero_flag: c·ªù b√°o k·∫øt qu·∫£ b·∫±ng 0

üß™ Testbench
Testbench (alu_4bit_tb.v) bao g·ªìm c√°c k·ªãch b·∫£n ki·ªÉm th·ª≠ cho t·ª´ng opcode, in k·∫øt qu·∫£ m√¥ ph·ªèng ra terminal.

üñºÔ∏è H√¨nh ·∫£nh minh h·ªça
H√¨nh d∆∞·ªõi ƒë√¢y m√¥ t·∫£ s∆° ƒë·ªì kh·ªëi c·ªßa ALU 4-bit, bao g·ªìm c√°c ng√µ v√†o (A, B, opcode) v√† ng√µ ra (result, carry_out, zero_flag). T√πy theo m√£ l·ªánh (opcode), ALU s·∫Ω th·ª±c hi·ªán c√°c ph√©p to√°n logic ho·∫∑c s·ªë h·ªçc t∆∞∆°ng ·ª©ng.

![image](https://github.com/user-attachments/assets/211f135f-ffe9-4e09-bb82-b1e229c7c699)

Tr∆∞·ªùng h·ª£p A & B:
![image](https://github.com/user-attachments/assets/5fc58bcc-1537-4849-9abf-7d1bc29c1a4f)

Tr∆∞·ªùng h·ª£p A OR B:
![image](https://github.com/user-attachments/assets/6b02288c-4416-4814-9af4-f3f24142953f)

Tr∆∞·ªùng h·ª£p A + B:
![image](https://github.com/user-attachments/assets/4b9d092f-d00f-4243-aa59-bbccaabb4056)

Tr∆∞·ªùng h·ª£p A - B:
![image](https://github.com/user-attachments/assets/ffc74964-18b7-4645-925e-7780b2b815c3)

Tr∆∞·ªùng h·ª£p A ^ B:
![image](https://github.com/user-attachments/assets/535effd0-0fd2-4ef1-a72f-cae0e97c578c)

Tr∆∞·ªùng h·ª£p ~A:
![image](https://github.com/user-attachments/assets/4caed5eb-fb2e-4021-833b-8995a0b72d5c)

Tr∆∞·ªùng h·ª£p A + 1:
![image](https://github.com/user-attachments/assets/897a7c6d-e46b-4b14-bf63-ca3f5eb82bd9)

Tr∆∞·ªùng h·ª£p A - 1:
![image](https://github.com/user-attachments/assets/6a01ae5b-c1f4-45da-ad80-7ccd2f9d5104)









