// Seed: 4166495656
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd18,
    parameter id_9 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire _id_9;
  inout wire id_8;
  inout wire id_7;
  or primCall (id_10, id_11, id_12, id_13, id_2, id_3, id_4, id_6, id_7, id_8);
  input wire id_6;
  module_0 modCall_1 ();
  input wire _id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0][id_9 : -1] id_14;
  assign id_8 = id_13;
  assign id_14[id_5] = -1;
  wire  id_15;
  logic id_16;
  ;
endmodule
