

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Wed Jun 16 13:43:00 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- INIT      |   10|   10|         1|          -|          -|    10|    no    |
        |- MODIFY1   |    ?|    ?|         ?|          -|          -|  1800|    no    |
        | + MODIFY2  |    ?|    ?|         ?|          -|          -|    10|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	7  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_8 [1/1] 0.00ns
.preheader17.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !73

ST_1: stg_9 [1/1] 0.00ns
.preheader17.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !79

ST_1: stg_10 [1/1] 0.00ns
.preheader17.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind

ST_1: input_V_read [1/1] 0.00ns
.preheader17.preheader:3  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

ST_1: knn_set_0_V [1/1] 0.00ns
.preheader17.preheader:4  %knn_set_0_V = alloca [10 x i6], align 1

ST_1: stg_13 [1/1] 1.57ns
.preheader17.preheader:5  br label %.preheader17


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
.preheader17:0  %i = phi i4 [ %i_1, %0 ], [ 0, %.preheader17.preheader ]

ST_2: exitcond1 [1/1] 1.88ns
.preheader17:1  %exitcond1 = icmp eq i4 %i, -6

ST_2: empty [1/1] 0.00ns
.preheader17:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_1 [1/1] 0.80ns
.preheader17:3  %i_1 = add i4 %i, 1

ST_2: stg_18 [1/1] 1.57ns
.preheader17:4  br i1 %exitcond1, label %.preheader, label %0

ST_2: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = zext i4 %i to i64

ST_2: knn_set_0_V_addr [1/1] 0.00ns
:2  %knn_set_0_V_addr = getelementptr [10 x i6]* %knn_set_0_V, i64 0, i64 %tmp

ST_2: stg_22 [1/1] 2.39ns
:3  store i6 -14, i6* %knn_set_0_V_addr, align 1

ST_2: stg_23 [1/1] 0.00ns
:4  br label %.preheader17


 <State 3>: 2.11ns
ST_3: i4 [1/1] 0.00ns
.preheader:0  %i4 = phi i11 [ %i_2, %4 ], [ 0, %.preheader17 ]

ST_3: i4_cast3 [1/1] 0.00ns
.preheader:1  %i4_cast3 = zext i11 %i4 to i15

ST_3: exitcond2 [1/1] 2.11ns
.preheader:2  %exitcond2 = icmp eq i11 %i4, -248

ST_3: empty_3 [1/1] 0.00ns
.preheader:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

ST_3: i_2 [1/1] 1.84ns
.preheader:4  %i_2 = add i11 %i4, 1

ST_3: stg_29 [1/1] 0.00ns
.preheader:5  br i1 %exitcond2, label %5, label %1

ST_3: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3)

ST_3: stg_32 [1/1] 1.57ns
:2  br label %2

ST_3: agg_result_V [2/2] 0.00ns
:0  %agg_result_V = call fastcc i4 @digitrec_knn_vote([10 x i6]* %knn_set_0_V)


 <State 4>: 4.35ns
ST_4: j [1/1] 0.00ns
:0  %j = phi i4 [ 0, %1 ], [ %j_1, %3 ]

ST_4: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %1 ], [ %next_mul, %3 ]

ST_4: exitcond [1/1] 1.88ns
:2  %exitcond = icmp eq i4 %j, -6

ST_4: empty_4 [1/1] 0.00ns
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_4: j_1 [1/1] 0.80ns
:4  %j_1 = add i4 %j, 1

ST_4: stg_39 [1/1] 0.00ns
:5  br i1 %exitcond, label %4, label %3

ST_4: next_mul [1/1] 1.96ns
:1  %next_mul = add i15 %phi_mul, 1800

ST_4: tmp_2 [1/1] 1.96ns
:2  %tmp_2 = add i15 %i4_cast3, %phi_mul

ST_4: tmp_3 [1/1] 0.00ns
:3  %tmp_3 = zext i15 %tmp_2 to i64

ST_4: training_data_V_addr [1/1] 0.00ns
:4  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_3

ST_4: training_instance_V [2/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_4: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_7)

ST_4: stg_46 [1/1] 0.00ns
:1  br label %.preheader


 <State 5>: 5.33ns
ST_5: training_instance_V [1/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_5: stg_48 [2/2] 2.94ns
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [10 x i6]* %knn_set_0_V, i4 %j)


 <State 6>: 0.00ns
ST_6: stg_49 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_6: stg_50 [1/2] 0.00ns
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [10 x i6]* %knn_set_0_V, i4 %j)

ST_6: stg_51 [1/1] 0.00ns
:7  br label %2


 <State 7>: 0.00ns
ST_7: agg_result_V [1/2] 0.00ns
:0  %agg_result_V = call fastcc i4 @digitrec_knn_vote([10 x i6]* %knn_set_0_V)

ST_7: stg_53 [1/1] 0.00ns
:1  ret i4 %agg_result_V



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
