(PCB VGAModule_v1
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -141.24740 -66.54000 -22.08250 66.43820))
  (boundary (path signal 0.20320 -141.14580 -59.57559 -67.78860 -59.57559 -67.78860 66.33660
   -141.14580 66.33660 -141.14580 -59.57559))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction orthogonal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_SIGNAL
   (spare
    $VIA_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.25400)
   (clearance 0.17780 (type wire_via))
   (clearance 0.17780 (type wire_smd))
   (clearance 0.17780 (type wire_pin))
   (clearance 0.17780 (type wire_wire))
   (clearance 0.17780 (type via_pin))
   (clearance 0.17780 (type via_via))
   (clearance 0.17780 (type via_smd))
  )
 )
 (placement
  (component "MYCONSIL-40_J1" (place J1 -137.54240 44.72620 front -90))
  (component "MYCONSIL-6_EX1" (place EX1 -137.50760 60.01620 front -90))
  (component "ARDUINO-SIL8_J_DATA" (place J_DATA -133.20000 -21.40000 front -90))
  (component "MYCONSIL-6_EX2" (place EX2 -133.41820 59.99080 front -90))
  (component "MYCONSIL-6_SP2" (place SP2 -133.24041 -41.68540 front -90))
  (component CRYSTAL_DSP_CRYO1 (place CRYO1 -95.86000 55.72000 front -180))
  (component CAP10_C1 (place C1 -95.84000 63.10000 front 0))
  (component L77HDE15SD1CH4RHNVGA_J2_VGA (place J2_VGA -84.10000 -50.60000 front 0))
  (component "LCC-SKT68_U1" (place U1 -121.12915 7.56125 front -180))
  (component "QFP50P900X900X160-48N_U2" (place U2 -101.60000 -27.80000 front 0))
  (component DIL14_U3 (place U3 -112.20000 -38.10000 front -270))
  (component "ARDUINO-SIL8_JVIDADDRH" (place JVIDADDRH -74.70000 23.16000 front -90
  ))
  (component "ARDUINO-SIL8_JVIDADDRL" (place JVIDADDRL -74.70000 1.56000 front -90))
  (component "ARDUINO-SIL8_JVIDDATA" (place JVIDDATA -74.70000 54.62000 front -90))
  (component "CONN-SIL2_JMEMCTRL" (place JMEMCTRL -74.70000 31.60000 front -90))
  (component "CONN-SIL2_JPXLCLOCK" (place JPXLCLOCK -74.70000 61.26000 front -90))
  (component "ARDUINO-SIL8_JVIDEOSIG" (place JVIDEOSIG -74.70000 -20.00000 front -90
  ))
  (component CAP10_C2 (place C2 -89.10000 14.00000 front -270))
  (component CAP10_C3 (place C3 -89.10000 23.16000 front -270))
  (component CAP10_C4 (place C4 -111.00000 -1.10000 front 0))
  (component CAP10_C5 (place C5 -91.10000 -24.90000 front -90))
  (component CAP10_C6 (place C6 -104.20000 -36.40000 front 0))
  (component CAP10_C7 (place C7 -91.20000 -30.70000 front -90))
  (component CAP10_C8 (place C8 -117.50000 -44.10000 front 0))
  (component RES40_R1 (place R1 -103.70000 -4.90000 front -180))
  (component RES40_R2 (place R2 -107.50000 -13.20000 front 0))
  (component RES40_R3 (place R3 -107.50000 -16.40000 front 0))
  (component RES40_R4 (place R4 -107.50000 -19.20000 front 0))
  (component RES40_R5 (place R5 -79.80000 -40.30000 front -270))
  (component RES40_R6 (place R6 -83.20000 -40.40000 front -270))
  (component RES40_RSET (place RSET -81.80000 -19.10000 front -180))
 )
 (library
  (image "MYCONSIL-40_J1" (side front)
   (outline (rect TOP -1.37160 -2.00660 101.35160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.20000 0.00000)
   (pin PS0 (rotate 0) 7 17.74000 0.00000)
   (pin PS0 (rotate 0) 8 20.28000 0.00000)
   (pin PS0 (rotate 0) 9 22.82000 0.00000)
   (pin PS0 (rotate 0) 10 25.36000 0.00000)
   (pin PS0 (rotate 0) 11 27.90000 0.00000)
   (pin PS0 (rotate 0) 12 30.50000 0.00000)
   (pin PS0 (rotate 0) 13 33.04000 0.00000)
   (pin PS0 (rotate 0) 14 35.58000 0.00000)
   (pin PS0 (rotate 0) 15 38.12000 0.00000)
   (pin PS0 (rotate 0) 16 40.66000 0.00000)
   (pin PS0 (rotate 0) 17 43.20000 0.00000)
   (pin PS0 (rotate 0) 18 45.80000 0.00000)
   (pin PS0 (rotate 0) 19 48.34000 0.00000)
   (pin PS0 (rotate 0) 20 50.88000 0.00000)
   (pin PS0 (rotate 0) 21 53.42000 0.00000)
   (pin PS0 (rotate 0) 22 55.96000 0.00000)
   (pin PS0 (rotate 0) 23 58.50000 0.00000)
   (pin PS0 (rotate 0) 24 61.00000 0.00000)
   (pin PS0 (rotate 0) 25 63.54000 0.00000)
   (pin PS0 (rotate 0) 26 66.08000 0.00000)
   (pin PS0 (rotate 0) 27 68.62000 0.00000)
   (pin PS0 (rotate 0) 28 71.16000 0.00000)
   (pin PS0 (rotate 0) 29 73.70000 0.00000)
   (pin PS0 (rotate 0) 30 76.30000 0.00000)
   (pin PS0 (rotate 0) 31 78.84000 0.00000)
   (pin PS0 (rotate 0) 32 81.38000 0.00000)
   (pin PS0 (rotate 0) 33 83.92000 0.00000)
   (pin PS0 (rotate 0) 34 86.46000 0.00000)
   (pin PS0 (rotate 0) 35 89.00000 0.00000)
   (pin PS0 (rotate 0) 36 91.48000 0.00000)
   (pin PS0 (rotate 0) 37 94.02000 0.00000)
   (pin PS0 (rotate 0) 38 96.56000 0.00000)
   (pin PS0 (rotate 0) 39 99.10000 0.00000)
  )
  (image "MYCONSIL-6_EX1" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "ARDUINO-SIL8_J_DATA" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "MYCONSIL-6_EX2" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "MYCONSIL-6_SP2" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image CRYSTAL_DSP_CRYO1 (side front)
   (outline (rect TOP -4.55000 -3.78000 19.02000 11.40000))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 7.70000 0.00000)
   (pin PS1 (rotate 0) 2 15.24000 0.00000)
   (pin PS1 (rotate 0) 3 15.24000 7.62000)
   (pin PS1 (rotate 0) 4 7.70000 7.62000)
   (pin PS1 (rotate 0) 5 0.00000 7.62000)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image L77HDE15SD1CH4RHNVGA_J2_VGA (side front)
   (outline (rect TOP -20.79000 -15.94000 12.15000 8.38000))
   (pin PS3 (rotate 0) 0 0.00000 5.08000)
   (pin PS4 (rotate 0) 1 -2.29000 5.08000)
   (pin PS4 (rotate 0) 2 -4.58000 5.08000)
   (pin PS4 (rotate 0) 3 -6.87000 5.08000)
   (pin PS4 (rotate 0) 4 -9.16000 5.08000)
   (pin PS4 (rotate 0) 5 1.14000 2.54000)
   (pin PS4 (rotate 0) 6 -1.14000 2.54000)
   (pin PS4 (rotate 0) 7 -3.44000 2.54000)
   (pin PS4 (rotate 0) 8 -5.72000 2.54000)
   (pin PS4 (rotate 0) 9 -8.02000 2.54000)
   (pin PS4 (rotate 0) 10 0.00000 0.00000)
   (pin PS4 (rotate 0) 11 -2.29000 0.00000)
   (pin PS4 (rotate 0) 12 -4.58000 0.00000)
   (pin PS4 (rotate 0) 13 -6.87000 0.00000)
   (pin PS4 (rotate 0) 14 -9.16000 0.00000)
   (pin PS5 (rotate 0) 15 8.17000 2.54000)
   (pin PS5 (rotate 0) 16 -16.82000 2.54000)
  )
  (image "LCC-SKT68_U1" (side front)
   (outline (rect TOP -28.04160 -25.50160 2.64160 5.18160))
   (pin PS2 (rotate 90) 0 -12.70000 2.54001)
   (pin PS2 (rotate 90) 1 -12.70001 0.00000)
   (pin PS2 (rotate 90) 2 -15.24001 2.54000)
   (pin PS2 (rotate 90) 3 -15.24001 0.00000)
   (pin PS2 (rotate 90) 4 -17.78001 2.54000)
   (pin PS2 (rotate 90) 5 -17.78001 0.00000)
   (pin PS2 (rotate 90) 6 -20.32000 2.54000)
   (pin PS2 (rotate 90) 7 -20.32000 0.00000)
   (pin PS2 (rotate 90) 8 -22.86000 2.54000)
   (pin PS2 (rotate 90) 9 -25.40000 0.00000)
   (pin PS2 (rotate 90) 10 -22.86000 0.00000)
   (pin PS2 (rotate 90) 11 -25.40000 -2.53999)
   (pin PS2 (rotate 90) 12 -22.86000 -2.53999)
   (pin PS2 (rotate 90) 13 -25.40000 -5.07999)
   (pin PS2 (rotate 90) 14 -22.86000 -5.07999)
   (pin PS2 (rotate 90) 15 -25.40001 -7.62000)
   (pin PS2 (rotate 90) 16 -22.86000 -7.61999)
   (pin PS2 (rotate 90) 17 -25.40001 -10.16000)
   (pin PS2 (rotate 90) 18 -22.86001 -10.16000)
   (pin PS2 (rotate 90) 19 -25.40001 -12.69999)
   (pin PS2 (rotate 90) 20 -22.86000 -12.70000)
   (pin PS2 (rotate 90) 21 -25.40000 -15.24000)
   (pin PS2 (rotate 90) 22 -22.86000 -15.24000)
   (pin PS2 (rotate 90) 23 -25.40000 -17.78000)
   (pin PS2 (rotate 90) 24 -22.86000 -17.78000)
   (pin PS2 (rotate 90) 25 -25.40000 -20.32000)
   (pin PS2 (rotate 90) 26 -22.86000 -22.85999)
   (pin PS2 (rotate 90) 27 -22.86000 -20.32000)
   (pin PS2 (rotate 90) 28 -20.32000 -22.85999)
   (pin PS2 (rotate 90) 29 -20.32000 -20.32000)
   (pin PS2 (rotate 90) 30 -17.78001 -22.85999)
   (pin PS2 (rotate 90) 31 -17.78001 -20.32000)
   (pin PS2 (rotate 90) 32 -15.24001 -22.85999)
   (pin PS2 (rotate 90) 33 -15.24001 -20.32000)
   (pin PS2 (rotate 90) 34 -12.70001 -22.85999)
   (pin PS2 (rotate 90) 35 -12.70001 -20.32000)
   (pin PS2 (rotate 90) 36 -10.16000 -22.86000)
   (pin PS2 (rotate 90) 37 -10.16000 -20.31999)
   (pin PS2 (rotate 90) 38 -7.62000 -22.85999)
   (pin PS2 (rotate 90) 39 -7.62000 -20.32000)
   (pin PS2 (rotate 90) 40 -5.08000 -22.85999)
   (pin PS2 (rotate 90) 41 -5.08000 -20.32000)
   (pin PS2 (rotate 90) 42 -2.54000 -22.85999)
   (pin PS2 (rotate 90) 43 0.00000 -20.32000)
   (pin PS2 (rotate 90) 44 -2.54000 -20.32000)
   (pin PS2 (rotate 90) 45 0.00000 -17.78000)
   (pin PS2 (rotate 90) 46 -2.54000 -17.78000)
   (pin PS2 (rotate 90) 47 0.00000 -15.24000)
   (pin PS2 (rotate 90) 48 -2.54000 -15.24000)
   (pin PS2 (rotate 90) 49 0.00000 -12.70000)
   (pin PS2 (rotate 90) 50 -2.54001 -12.69999)
   (pin PS2 (rotate 90) 51 0.00000 -10.15999)
   (pin PS2 (rotate 90) 52 -2.54001 -10.16000)
   (pin PS2 (rotate 90) 53 0.00000 -7.61999)
   (pin PS2 (rotate 90) 54 -2.54000 -7.61999)
   (pin PS2 (rotate 90) 55 0.00000 -5.07999)
   (pin PS2 (rotate 90) 56 -2.54000 -5.07999)
   (pin PS2 (rotate 90) 57 0.00000 -2.53999)
   (pin PS2 (rotate 90) 58 -2.54000 -2.53999)
   (pin PS2 (rotate 90) 59 0.00000 0.00000)
   (pin PS2 (rotate 90) 60 -2.54000 2.54000)
   (pin PS2 (rotate 90) 61 -2.54000 0.00000)
   (pin PS2 (rotate 90) 62 -5.08000 2.54000)
   (pin PS2 (rotate 90) 63 -5.08000 0.00000)
   (pin PS2 (rotate 90) 64 -7.62000 2.54000)
   (pin PS2 (rotate 90) 65 -7.62000 0.00000)
   (pin PS2 (rotate 90) 66 -10.16000 2.54001)
   (pin PS2 (rotate 90) 67 -10.16000 0.00000)
  )
  (image "QFP50P900X900X160-48N_U2" (side front)
   (outline (rect TOP -5.24500 -5.24500 5.24500 5.24500))
   (pin PS6 (rotate 0) 0 -4.24000 2.75000)
   (pin PS6 (rotate 0) 1 -4.24000 2.25000)
   (pin PS6 (rotate 0) 2 -4.24000 1.75000)
   (pin PS6 (rotate 0) 3 -4.24000 1.25000)
   (pin PS6 (rotate 0) 4 -4.24000 0.75000)
   (pin PS6 (rotate 0) 5 -4.24000 0.25000)
   (pin PS6 (rotate 0) 6 -4.24000 -0.25000)
   (pin PS6 (rotate 0) 7 -4.24000 -0.75000)
   (pin PS6 (rotate 0) 8 -4.24000 -1.25000)
   (pin PS6 (rotate 0) 9 -4.24000 -1.75000)
   (pin PS6 (rotate 0) 10 -4.24000 -2.25000)
   (pin PS6 (rotate 0) 11 -4.24000 -2.75000)
   (pin PS7 (rotate 0) 12 -2.75000 -4.24000)
   (pin PS7 (rotate 0) 13 -2.25000 -4.24000)
   (pin PS7 (rotate 0) 14 -1.75000 -4.24000)
   (pin PS7 (rotate 0) 15 -1.25000 -4.24000)
   (pin PS7 (rotate 0) 16 -0.75000 -4.24000)
   (pin PS7 (rotate 0) 17 -0.25000 -4.24000)
   (pin PS7 (rotate 0) 18 0.25000 -4.24000)
   (pin PS7 (rotate 0) 19 0.75000 -4.24000)
   (pin PS7 (rotate 0) 20 1.25000 -4.24000)
   (pin PS7 (rotate 0) 21 1.75000 -4.24000)
   (pin PS7 (rotate 0) 22 2.25000 -4.24000)
   (pin PS7 (rotate 0) 23 2.75000 -4.24000)
   (pin PS6 (rotate 0) 24 4.24000 -2.75000)
   (pin PS6 (rotate 0) 25 4.24000 -2.25000)
   (pin PS6 (rotate 0) 26 4.24000 -1.75000)
   (pin PS6 (rotate 0) 27 4.24000 -1.25000)
   (pin PS6 (rotate 0) 28 4.24000 -0.75000)
   (pin PS6 (rotate 0) 29 4.24000 -0.25000)
   (pin PS6 (rotate 0) 30 4.24000 0.25000)
   (pin PS6 (rotate 0) 31 4.24000 0.75000)
   (pin PS6 (rotate 0) 32 4.24000 1.25000)
   (pin PS6 (rotate 0) 33 4.24000 1.75000)
   (pin PS6 (rotate 0) 34 4.24000 2.25000)
   (pin PS6 (rotate 0) 35 4.24000 2.75000)
   (pin PS7 (rotate 0) 36 2.75000 4.24000)
   (pin PS7 (rotate 0) 37 2.25000 4.24000)
   (pin PS7 (rotate 0) 38 1.75000 4.24000)
   (pin PS7 (rotate 0) 39 1.25000 4.24000)
   (pin PS7 (rotate 0) 40 0.75000 4.24000)
   (pin PS7 (rotate 0) 41 0.25000 4.24000)
   (pin PS7 (rotate 0) 42 -0.25000 4.24000)
   (pin PS7 (rotate 0) 43 -0.75000 4.24000)
   (pin PS7 (rotate 0) 44 -1.25000 4.24000)
   (pin PS7 (rotate 0) 45 -1.75000 4.24000)
   (pin PS7 (rotate 0) 46 -2.25000 4.24000)
   (pin PS7 (rotate 0) 47 -2.75000 4.24000)
  )
  (image DIL14_U3 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS8 (rotate 0) 0 0.00000 0.00000)
   (pin PS9 (rotate 0) 1 2.54000 0.00000)
   (pin PS9 (rotate 0) 2 5.08000 0.00000)
   (pin PS9 (rotate 0) 3 7.62000 0.00000)
   (pin PS9 (rotate 0) 4 10.16000 0.00000)
   (pin PS9 (rotate 0) 5 12.70000 0.00000)
   (pin PS9 (rotate 0) 6 15.24000 0.00000)
   (pin PS9 (rotate 0) 7 15.24000 7.62000)
   (pin PS9 (rotate 0) 8 12.70000 7.62000)
   (pin PS9 (rotate 0) 9 10.16000 7.62000)
   (pin PS9 (rotate 0) 10 7.62000 7.62000)
   (pin PS9 (rotate 0) 11 5.08000 7.62000)
   (pin PS9 (rotate 0) 12 2.54000 7.62000)
   (pin PS9 (rotate 0) 13 0.00000 7.62000)
  )
  (image "ARDUINO-SIL8_JVIDADDRH" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "ARDUINO-SIL8_JVIDADDRL" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "ARDUINO-SIL8_JVIDDATA" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "CONN-SIL2_JMEMCTRL" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS10 (rotate 0) 0 0.00000 0.00000)
   (pin PS10 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_JPXLCLOCK" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS10 (rotate 0) 0 0.00000 0.00000)
   (pin PS10 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ARDUINO-SIL8_JVIDEOSIG" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image CAP10_C2 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C3 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C4 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C5 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C6 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C7 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C8 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_RSET (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.25000 0 0))
   (shape (circle I1 1.25000 0 0))
   (shape (circle I2 1.25000 0 0))
   (shape (circle I3 1.25000 0 0))
   (shape (circle I4 1.25000 0 0))
   (shape (circle I5 1.25000 0 0))
   (shape (circle I6 1.25000 0 0))
   (shape (circle I7 1.25000 0 0))
   (shape (circle I8 1.25000 0 0))
   (shape (circle I9 1.25000 0 0))
   (shape (circle I10 1.25000 0 0))
   (shape (circle I11 1.25000 0 0))
   (shape (circle I12 1.25000 0 0))
   (shape (circle I13 1.25000 0 0))
   (shape (circle I14 1.25000 0 0))
   (shape (circle BOT 1.25000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (rect TOP -0.89000 -0.89000 0.89000 0.89000))
   (shape (circle I1 1.78000 0 0))
   (shape (circle I2 1.78000 0 0))
   (shape (circle I3 1.78000 0 0))
   (shape (circle I4 1.78000 0 0))
   (shape (circle I5 1.78000 0 0))
   (shape (circle I6 1.78000 0 0))
   (shape (circle I7 1.78000 0 0))
   (shape (circle I8 1.78000 0 0))
   (shape (circle I9 1.78000 0 0))
   (shape (circle I10 1.78000 0 0))
   (shape (circle I11 1.78000 0 0))
   (shape (circle I12 1.78000 0 0))
   (shape (circle I13 1.78000 0 0))
   (shape (circle I14 1.78000 0 0))
   (shape (rect BOT -0.89000 -0.89000 0.89000 0.89000))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.78000 0 0))
   (shape (circle I1 1.78000 0 0))
   (shape (circle I2 1.78000 0 0))
   (shape (circle I3 1.78000 0 0))
   (shape (circle I4 1.78000 0 0))
   (shape (circle I5 1.78000 0 0))
   (shape (circle I6 1.78000 0 0))
   (shape (circle I7 1.78000 0 0))
   (shape (circle I8 1.78000 0 0))
   (shape (circle I9 1.78000 0 0))
   (shape (circle I10 1.78000 0 0))
   (shape (circle I11 1.78000 0 0))
   (shape (circle I12 1.78000 0 0))
   (shape (circle I13 1.78000 0 0))
   (shape (circle I14 1.78000 0 0))
   (shape (circle BOT 1.78000 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 4.58000 0 0))
   (shape (circle I1 4.58000 0 0))
   (shape (circle I2 4.58000 0 0))
   (shape (circle I3 4.58000 0 0))
   (shape (circle I4 4.58000 0 0))
   (shape (circle I5 4.58000 0 0))
   (shape (circle I6 4.58000 0 0))
   (shape (circle I7 4.58000 0 0))
   (shape (circle I8 4.58000 0 0))
   (shape (circle I9 4.58000 0 0))
   (shape (circle I10 4.58000 0 0))
   (shape (circle I11 4.58000 0 0))
   (shape (circle I12 4.58000 0 0))
   (shape (circle I13 4.58000 0 0))
   (shape (circle I14 4.58000 0 0))
   (shape (circle BOT 4.58000 0 0))
  )
  (padstack PS6 (absolute on) (shape (rect TOP -0.74000 -0.15000 0.74000 0.15000)))
  (padstack PS7 (absolute on) (shape (rect TOP -0.15000 -0.74000 0.15000 0.74000)))
  (padstack PS8 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS9 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS10 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00074"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-4 R1-0)
  )
  (net "#00142"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J2_VGA-12 R6-1)
  )
  (net "#00143"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J2_VGA-13 R5-1)
  )
  (net "#00168"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-35 C5-0)
  )
  (net "#00169"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-34 C5-1)
  )
  (net "#00182"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-36 RSET-1)
  )
  (net "$INT"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-21)
  )
  (net "$IORQ"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-25)
  )
  (net "$M1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-18)
  )
  (net "$MREQ"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-22)
  )
  (net "$RD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-24 U1-28)
  )
  (net "$RESET"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-19)
  )
  (net "$VRD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-5 JMEMCTRL-0)
  )
  (net "$WR"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-23 U1-29)
  )
  (net "A0"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-15 U1-47)
  )
  (net "A1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-14 U1-46)
  )
  (net "A10"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-5 U1-37)
  )
  (net "A11"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-4 U1-36)
  )
  (net "A12"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-3 U1-35)
  )
  (net "A13"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-2)
  )
  (net "A14"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-1)
  )
  (net "A15"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-0)
  )
  (net "A2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-13 U1-45)
  )
  (net "A3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-12 U1-44)
  )
  (net "A4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-11 U1-43)
  )
  (net "A5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-10 U1-42)
  )
  (net "A6"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-9 U1-41)
  )
  (net "A7"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-8 U1-40)
  )
  (net "A8"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-7 U1-39)
  )
  (net "A9"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-6 U1-38)
  )
  (net "B"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J2_VGA-2 U2-27 R4-1)
  )
  (net "CE2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-31)
  )
  (net "CLOCK"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-20)
  )
  (net "D0"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-26 J_DATA-0 U1-18)
  )
  (net "D1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-27 J_DATA-1 U1-19)
  )
  (net "D2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-28 J_DATA-2 U1-20)
  )
  (net "D3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-29 J_DATA-3 U1-22)
  )
  (net "D4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-30 J_DATA-4 U1-23)
  )
  (net "D5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-31 J_DATA-5 U1-24)
  )
  (net "D6"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-32 J_DATA-6 U1-25)
  )
  (net "D7"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-33 J_DATA-7 U1-26)
  )
  (net "EA13"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-33)
  )
  (net "EA14"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-32)
  )
  (net "EXT1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins EX1-0 EX2-0)
  )
  (net "EXT2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins EX1-1 EX2-1)
  )
  (net "EXT3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins EX1-2 EX2-2)
  )
  (net "EXT4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins EX1-3 EX2-3)
  )
  (net "EXT5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins EX1-4 EX2-4)
  )
  (net "EXT6"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins EX1-5 EX2-5)
  )
  (net "G"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J2_VGA-1 U2-31 R3-1)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
    (pins J1-16 CRYO1-2 C1-0 J2_VGA-4 J2_VGA-5 J2_VGA-6 J2_VGA-7 J2_VGA-9 U1-13 U1-17
     U1-34 U1-50 U1-51 U1-52 U2-24 U2-25 U2-26 U2-30 U2-32 U3-6 C2-1 C3-1 C4-1 C6-1 C7-1
    C8-1 R2-0 R3-0 R4-0 RSET-0)
  )
  (net "HSYNC"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins JVIDEOSIG-6 R6-0)
  )
  (net "PIXELCLK"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins CRYO1-3 U2-23 JPXLCLOCK-0 JPXLCLOCK-1)
  )
  (net "R"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J2_VGA-0 U2-33 R2-1)
  )
  (net "SP0"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-34 SP2-0)
  )
  (net "SP1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-35 SP2-1)
  )
  (net "SP2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-36 SP2-2)
  )
  (net "SP3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-37 SP2-3)
  )
  (net "SP4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-38 SP2-4)
  )
  (net "SP5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-39 SP2-5)
  )
  (net "VA0"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-54 JVIDADDRL-7)
  )
  (net "VA1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-55 JVIDADDRL-6)
  )
  (net "VA10"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-64 JVIDADDRH-5)
  )
  (net "VA11"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-65 JVIDADDRH-4)
  )
  (net "VA12"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-66 JVIDADDRH-3)
  )
  (net "VA13"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-0 JVIDADDRH-1)
  )
  (net "VA14"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-1 JVIDADDRH-0)
  )
  (net "VA2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-56 JVIDADDRL-5)
  )
  (net "VA3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-57 JVIDADDRL-4)
  )
  (net "VA4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-58 JVIDADDRL-3)
  )
  (net "VA5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-59 JVIDADDRL-2)
  )
  (net "VA6"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-60 JVIDADDRL-1)
  )
  (net "VA7"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-61 JVIDADDRL-0)
  )
  (net "VA8"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-62 JVIDADDRH-7)
  )
  (net "VA9"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-63 JVIDADDRH-6)
  )
  (net "VB"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-22 U3-0 JVIDEOSIG-2)
  )
  (net "VBI"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-13 U2-14 U2-15 U2-16 U2-17 U2-18 U2-19 U2-20 U2-21 U3-2)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
    (pins J1-17 CRYO1-4 CRYO1-5 C1-1 U1-3 U1-16 U1-21 U1-30 U1-49 U1-67 U2-10 U2-11 U2-12
    U2-28 U2-29 U2-37 U3-13 JVIDADDRH-2 C2-0 C3-0 C4-0 C6-0 C7-0 C8-0 R1-1)
  )
  (net "VCE"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-2 JMEMCTRL-1)
  )
  (net "VD0"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-7 JVIDDATA-7)
  )
  (net "VD1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-8 JVIDDATA-6)
  )
  (net "VD2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-9 JVIDDATA-5)
  )
  (net "VD3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-10 JVIDDATA-4)
  )
  (net "VD4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-11 JVIDDATA-3)
  )
  (net "VD5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-12 JVIDDATA-2)
  )
  (net "VD6"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-14 JVIDDATA-1)
  )
  (net "VD7"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-15 JVIDDATA-0)
  )
  (net "VG"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-9 U3-3 JVIDEOSIG-1)
  )
  (net "VGI"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-0 U2-1 U2-2 U2-3 U2-4 U2-5 U2-6 U2-7 U2-8 U3-5)
  )
  (net "VI"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-1 U3-4 U3-9 JVIDEOSIG-3)
  )
  (net "VR"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-47 U3-8 JVIDEOSIG-0)
  )
  (net "VRI"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-38 U2-39 U2-40 U2-41 U2-42 U2-43 U2-44 U2-45 U2-46 U3-7)
  )
  (net "VSYNC"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins JVIDEOSIG-7 R5-0)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.38100)
    (clearance 0.25400)
    (clearance 0.17780 (type wire_via))
    (clearance 0.17780 (type wire_smd))
    (clearance 0.17780 (type wire_pin))
    (clearance 0.17780 (type wire_wire))
    (clearance 0.17780 (type via_pin))
    (clearance 0.17780 (type via_via))
    (clearance 0.17780 (type via_smd))
   )
  )
  (class SIGNAL
   "#00074"
   "#00142"
   "#00143"
   "#00168"
   "#00169"
   "#00182"
   "$INT"
   "$IORQ"
   "$M1"
   "$MREQ"
   "$RD"
   "$RESET"
   "$VRD"
   "$WR"
   "A0"
   "A1"
   "A10"
   "A11"
   "A12"
   "A13"
   "A14"
   "A15"
   "A2"
   "A3"
   "A4"
   "A5"
   "A6"
   "A7"
   "A8"
   "A9"
   "B"
   "CE2"
   "CLOCK"
   "D0"
   "D1"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "EA13"
   "EA14"
   "EXT1"
   "EXT2"
   "EXT3"
   "EXT4"
   "EXT5"
   "EXT6"
   "G"
   "HSYNC"
   "PIXELCLK"
   "R"
   "SP0"
   "SP1"
   "SP2"
   "SP3"
   "SP4"
   "SP5"
   "VA0"
   "VA1"
   "VA10"
   "VA11"
   "VA12"
   "VA13"
   "VA14"
   "VA2"
   "VA3"
   "VA4"
   "VA5"
   "VA6"
   "VA7"
   "VA8"
   "VA9"
   "VB"
   "VBI"
   "VCE"
   "VD0"
   "VD1"
   "VD2"
   "VD3"
   "VD4"
   "VD5"
   "VD6"
   "VD7"
   "VG"
   "VGI"
   "VI"
   "VR"
   "VRI"
   "VSYNC"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.30480)
    (clearance 0.25400)
    (clearance 0.17780 (type wire_via))
    (clearance 0.17780 (type wire_smd))
    (clearance 0.17780 (type wire_pin))
    (clearance 0.17780 (type wire_wire))
    (clearance 0.17780 (type via_pin))
    (clearance 0.17780 (type via_via))
    (clearance 0.17780 (type via_smd))
   )
  )
 )
 (wiring
 )
)
