
*** Running vivado
    with args -log onBoard.vds -m64 -mode batch -messageDb vivado.pb -notrace -source onBoard.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source onBoard.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
Command: synth_design -top onBoard -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 330.758 ; gain = 123.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'onBoard' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/onBoard.v:3]
INFO: [Synth 8-638] synthesizing module 'sccomp_dataflow' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/sccomp_dataflow.v:3]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Ray/Vivado/CPU31/CPU31.runs/synth_1/.Xil/Vivado-13264-RayBeast/realtime/imem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imem' (1#1) [D:/Ray/Vivado/CPU31/CPU31.runs/synth_1/.Xil/Vivado-13264-RayBeast/realtime/imem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cpu' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/cpu.v:3]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-638] synthesizing module 'NPC' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/add.v:3]
INFO: [Synth 8-256] done synthesizing module 'NPC' (3#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/add.v:3]
INFO: [Synth 8-638] synthesizing module 'control' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/alu.v:30]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-638] synthesizing module 'add' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/add.v:11]
INFO: [Synth 8-256] done synthesizing module 'add' (6#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/add.v:11]
INFO: [Synth 8-638] synthesizing module 'II' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/II.v:3]
INFO: [Synth 8-256] done synthesizing module 'II' (7#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/II.v:3]
INFO: [Synth 8-638] synthesizing module 'ext5' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/ext.v:3]
INFO: [Synth 8-256] done synthesizing module 'ext5' (8#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/ext.v:3]
INFO: [Synth 8-638] synthesizing module 'ext16' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/ext.v:10]
INFO: [Synth 8-256] done synthesizing module 'ext16' (9#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/ext.v:10]
INFO: [Synth 8-638] synthesizing module 'ext18' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/ext.v:18]
INFO: [Synth 8-256] done synthesizing module 'ext18' (10#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/ext.v:18]
INFO: [Synth 8-638] synthesizing module 'mux5' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'mux5' (11#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-638] synthesizing module 'muxpc' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v:21]
INFO: [Synth 8-256] done synthesizing module 'muxpc' (12#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v:21]
INFO: [Synth 8-638] synthesizing module 'mux32' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v:12]
INFO: [Synth 8-256] done synthesizing module 'mux32' (13#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v:12]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-256] done synthesizing module 'regfile' (14#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-256] done synthesizing module 'cpu' (15#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/cpu.v:3]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/dmem.v:3]
INFO: [Synth 8-256] done synthesizing module 'dmem' (16#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/dmem.v:3]
INFO: [Synth 8-256] done synthesizing module 'sccomp_dataflow' (17#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/sccomp_dataflow.v:3]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/seg7x16.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/seg7x16.v:67]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (18#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/seg7x16.v:3]
INFO: [Synth 8-256] done synthesizing module 'onBoard' (19#1) [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/onBoard.v:3]
WARNING: [Synth 8-3331] design muxpc has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 368.129 ; gain = 160.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 368.129 ; gain = 160.891
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'imem' instantiated as 'scc/imem_1' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/sccomp_dataflow.v:18]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Ray/Vivado/CPU31/CPU31.runs/synth_1/.Xil/Vivado-13264-RayBeast/dcp/imem_in_context.xdc] for cell 'scc/imem_1'
Finished Parsing XDC File [D:/Ray/Vivado/CPU31/CPU31.runs/synth_1/.Xil/Vivado-13264-RayBeast/dcp/imem_in_context.xdc] for cell 'scc/imem_1'
Parsing XDC File [D:/Ray/Vivado/CPU31/CPU31.srcs/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [D:/Ray/Vivado/CPU31/CPU31.srcs/constrs_1/new/xdc.xdc:6]
Finished Parsing XDC File [D:/Ray/Vivado/CPU31/CPU31.srcs/constrs_1/new/xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Ray/Vivado/CPU31/CPU31.srcs/constrs_1/new/xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/onBoard_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Ray/Vivado/CPU31/CPU31.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/onBoard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/onBoard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 675.391 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 675.391 ; gain = 468.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 675.391 ; gain = 468.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 675.391 ; gain = 468.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "memory_reg[0]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[1]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[2]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[3]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[4]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[5]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[6]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[7]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[8]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[9]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[10]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[11]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[12]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[13]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[14]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[15]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[16]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[17]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[18]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[19]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[20]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[21]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[22]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[23]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[24]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[25]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[26]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[27]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[28]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[29]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[30]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[31]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/alu.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 675.391 ; gain = 468.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ext16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ext18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module muxpc 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 1     
Module dmem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 675.391 ; gain = 468.152
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[0]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[1]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[2]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[3]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[4]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[5]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[6]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[7]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[8]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[9]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[10]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[11]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[12]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[13]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[14]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[15]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[16]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[17]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[18]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[19]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[20]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[21]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[22]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[23]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[24]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[25]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[26]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[27]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[28]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[29]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[30]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scc/dmem_1/memory_reg[31]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design muxpc has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 675.391 ; gain = 468.152
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 675.391 ; gain = 468.152

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (seg/o_seg_r_reg[7]) is unused and will be removed from module onBoard.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scc/sccpu /cpu_ref/\array_reg_reg[0][0] )
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][0]) is unused and will be removed from module regfile.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 675.391 ; gain = 468.152
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 675.391 ; gain = 468.152

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 675.391 ; gain = 468.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 675.391 ; gain = 468.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 735.133 ; gain = 527.895
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 735.133 ; gain = 527.895

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 735.133 ; gain = 527.895
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 735.133 ; gain = 527.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 735.133 ; gain = 527.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 735.133 ; gain = 527.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 735.133 ; gain = 527.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 735.133 ; gain = 527.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 735.133 ; gain = 527.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |imem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |imem   |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |    60|
|4     |LUT1   |   169|
|5     |LUT2   |   100|
|6     |LUT3   |    54|
|7     |LUT4   |   167|
|8     |LUT5   |   300|
|9     |LUT6   |  1291|
|10    |MUXF7  |   384|
|11    |MUXF8  |   101|
|12    |FDCE   |  2097|
|13    |FDPE   |     8|
|14    |LD     |    36|
|15    |IBUF   |     2|
|16    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |  4819|
|2     |  scc           |sccomp_dataflow |  4649|
|3     |    dmem_1      |dmem            |  1456|
|4     |    sccpu       |cpu             |  3161|
|5     |      add_1     |add             |    38|
|6     |      alu_1     |ALU             |   150|
|7     |      cpu_ref   |regfile         |  2641|
|8     |      mux_alua  |mux32           |    86|
|9     |      mux_alub  |mux32_0         |    33|
|10    |      mux_idata |mux32_1         |    32|
|11    |      mux_pc    |muxpc           |    32|
|12    |      mux_reg   |mux5            |     2|
|13    |      npc_1     |NPC             |     8|
|14    |      pc_1      |PC              |   139|
|15    |  seg           |seg7x16         |   150|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 735.133 ; gain = 527.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 735.133 ; gain = 167.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 735.133 ; gain = 527.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1024 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 735.133 ; gain = 476.008
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 735.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 08 22:38:25 2021...
