{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712700584436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712700584450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 15:09:43 2024 " "Processing started: Tue Apr 09 15:09:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712700584450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712700584450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC68K -c MC68K " "Command: quartus_sta MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712700584450 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712700584886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712700588415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712700588415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700588504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700588504 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712700590613 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712700590613 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712700590613 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712700590613 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1712700590613 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712700590708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590714 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590716 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590717 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590717 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712700590717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590719 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590719 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712700590729 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712700590729 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712700590729 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712700590729 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700590729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1712700590729 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700590747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590750 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590751 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590752 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590753 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590754 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590755 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590759 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590759 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590759 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712700590884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700591219 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712700591229 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712700591279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712700591776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712700591776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.222 " "Worst-case setup slack is -7.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.222            -110.667 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -7.222            -110.667 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.068             -33.361 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.068             -33.361 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.505              -9.804 clk_dram  " "   -5.505              -9.804 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.465               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.489               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.489               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.511               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.511               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.982               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   16.982               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.370               0.000 altera_reserved_tck  " "   22.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.315               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   31.315               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.235               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   34.235               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.916               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   35.916               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.836 " "Worst-case hold slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836              -0.836 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.836              -0.836 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504             -32.088 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.504             -32.088 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.042 altera_reserved_tck  " "   -0.042              -0.042 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.297               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.602               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.668               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.668               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.791               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.836               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.850               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.850               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.290               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    5.290               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 clk_dram  " "    9.423               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.879 " "Worst-case recovery slack is -7.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.879             -47.268 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -7.879             -47.268 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.703             -14.675 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -7.703             -14.675 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.940             -97.120 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -6.940             -97.120 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.503               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.503               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.556               0.000 altera_reserved_tck  " "   59.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.579 " "Worst-case removal slack is 0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.579               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 altera_reserved_tck  " "    0.965               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.585               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    5.585               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.691               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    5.691               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.433               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    6.433               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.974 " "Worst-case minimum pulse width slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.974               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.373               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.373               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.726               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.726               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.259               0.000 CLOCK_50  " "    9.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.379               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.379               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.394               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.394               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.539               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.539               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.541               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.541               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.543               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.543               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.582               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.582               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.614               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.614               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.624               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.624               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.311               0.000 altera_reserved_tck  " "   29.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591921 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.960 ns " "Worst Case Available Settling Time: 22.960 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700592173 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712700592185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712700592306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712700599399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712700600454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700600659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712700600965 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712700600965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.255 " "Worst-case setup slack is -7.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.255            -111.327 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -7.255            -111.327 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.467             -29.468 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.467             -29.468 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.113              -9.028 clk_dram  " "   -5.113              -9.028 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.787               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.787               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.654               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.654               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.583               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.583               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.916               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   16.916               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.552               0.000 altera_reserved_tck  " "   22.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.429               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   31.429               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.314               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   34.314               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.948               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   35.948               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700600970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.714 " "Worst-case hold slack is -0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714              -0.714 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.714              -0.714 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392             -24.898 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.392             -24.898 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.041 altera_reserved_tck  " "   -0.041              -0.041 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.322               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.590               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.633               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.716               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.894               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.944               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.425               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    5.425               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.167               0.000 clk_dram  " "    9.167               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700601052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.882 " "Worst-case recovery slack is -7.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.882             -47.270 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -7.882             -47.270 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.645             -14.569 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -7.645             -14.569 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.968             -97.517 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -6.968             -97.517 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.810               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.810               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.679               0.000 altera_reserved_tck  " "   59.679               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700601062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.526 " "Worst-case removal slack is 0.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.526               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 altera_reserved_tck  " "    0.930               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.693               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    5.693               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.779               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    5.779               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.561               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    6.561               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700601071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.048 " "Worst-case minimum pulse width slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.048               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.436               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.436               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.865               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.865               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.293               0.000 CLOCK_50  " "    9.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.453               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.453               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.420               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.420               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.510               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.510               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.510               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.510               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.522               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.522               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.618               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.618               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.630               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.630               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.638               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.638               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.309               0.000 altera_reserved_tck  " "   29.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700601089 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.230 ns " "Worst Case Available Settling Time: 23.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700601312 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712700601327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712700601747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712700608395 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712700609446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700609659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712700609762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712700609762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.059 " "Worst-case setup slack is -5.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.059             -27.582 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.059             -27.582 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658             -55.532 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -3.658             -55.532 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 clk_dram  " "    0.215               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.708               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.708               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.916               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.916               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.032               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   17.032               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.836               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.836               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.519               0.000 altera_reserved_tck  " "   24.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.162               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   34.162               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.938               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   35.938               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.058               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   37.058               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.361 " "Worst-case hold slack is -0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -0.361 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.361              -0.361 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -9.913 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.156              -9.913 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.064 altera_reserved_tck  " "   -0.063              -0.064 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.236               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.289               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.310               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.401               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.414               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.442               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.789               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.789               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.312               0.000 clk_dram  " "    5.312               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.187 " "Worst-case recovery slack is -4.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.187             -25.118 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -4.187             -25.118 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.023              -7.441 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -4.023              -7.441 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.441             -48.165 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -3.441             -48.165 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.235               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.235               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.530               0.000 altera_reserved_tck  " "   60.530               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.420 " "Worst-case removal slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.420               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 altera_reserved_tck  " "    0.508               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.943               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.058               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    3.058               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.685               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.685               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.314 " "Worst-case minimum pulse width slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.314               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.200               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.200               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.867               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.867               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.150               0.000 CLOCK_50  " "    9.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.168               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.168               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.722               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.722               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.884               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.903               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.903               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.912               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.912               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.920               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.920               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.921               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.921               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.929               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.929               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.143               0.000 altera_reserved_tck  " "   29.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609930 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.752 ns " "Worst Case Available Settling Time: 25.752 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700610154 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712700610166 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712700611140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700611361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712700611444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712700611444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.000 " "Worst-case setup slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000             -21.454 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.000             -21.454 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.551             -54.130 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -3.551             -54.130 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 clk_dram  " "    0.662               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.284               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.284               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.212               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.212               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.300               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   17.300               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.953               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.953               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.766               0.000 altera_reserved_tck  " "   24.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.607               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   34.607               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.210               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   36.210               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.196               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   37.196               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.333 " "Worst-case hold slack is -0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -0.333 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.333              -0.333 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134              -8.524 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.134              -8.524 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.088 altera_reserved_tck  " "   -0.069              -0.088 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.191               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.231               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.282               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.350               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.380               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.390               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.758               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.758               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.942               0.000 clk_dram  " "    4.942               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.050 " "Worst-case recovery slack is -4.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.050             -24.296 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -4.050             -24.296 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877              -7.181 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -3.877              -7.181 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.348             -46.857 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -3.348             -46.857 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.530               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.530               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.709               0.000 altera_reserved_tck  " "   60.709               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.347 " "Worst-case removal slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.347               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 altera_reserved_tck  " "    0.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.894               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.894               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.998               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    2.998               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.603               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.603               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.341 " "Worst-case minimum pulse width slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.341               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.233               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.233               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.914               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.914               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.112               0.000 CLOCK_50  " "    9.112               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.198               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.198               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.782               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.782               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.919               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.919               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.928               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.928               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.936               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.936               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.964               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.964               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.964               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.964               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.970               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.970               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.144               0.000 altera_reserved_tck  " "   29.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611578 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.125 ns " "Worst Case Available Settling Time: 26.125 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700611806 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712700619687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712700619718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 33 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5473 " "Peak virtual memory: 5473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712700620123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 15:10:20 2024 " "Processing ended: Tue Apr 09 15:10:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712700620123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712700620123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712700620123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712700620123 ""}
