Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed May 14 03:25:31 2025
| Host              : DESKTOP-NJSIOGJ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file {D:/OneDrive - Cairo University - Students/Desktop/FFT_post/project_1/timing_report.txt}
| Design            : FFT_32
| Device            : xcvu440-flga2892
| Speed File        : -3  PRODUCTION 1.25.01 01-12-2017
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 514 input ports with no input delay specified. (HIGH)

data_in[0]
data_in[100]
data_in[101]
data_in[102]
data_in[103]
data_in[104]
data_in[105]
data_in[106]
data_in[107]
data_in[108]
data_in[109]
data_in[10]
data_in[110]
data_in[111]
data_in[112]
data_in[113]
data_in[114]
data_in[115]
data_in[116]
data_in[117]
data_in[118]
data_in[119]
data_in[11]
data_in[120]
data_in[121]
data_in[122]
data_in[123]
data_in[124]
data_in[125]
data_in[126]
data_in[127]
data_in[128]
data_in[129]
data_in[12]
data_in[130]
data_in[131]
data_in[132]
data_in[133]
data_in[134]
data_in[135]
data_in[136]
data_in[137]
data_in[138]
data_in[139]
data_in[13]
data_in[140]
data_in[141]
data_in[142]
data_in[143]
data_in[144]
data_in[145]
data_in[146]
data_in[147]
data_in[148]
data_in[149]
data_in[14]
data_in[150]
data_in[151]
data_in[152]
data_in[153]
data_in[154]
data_in[155]
data_in[156]
data_in[157]
data_in[158]
data_in[159]
data_in[15]
data_in[160]
data_in[161]
data_in[162]
data_in[163]
data_in[164]
data_in[165]
data_in[166]
data_in[167]
data_in[168]
data_in[169]
data_in[16]
data_in[170]
data_in[171]
data_in[172]
data_in[173]
data_in[174]
data_in[175]
data_in[176]
data_in[177]
data_in[178]
data_in[179]
data_in[17]
data_in[180]
data_in[181]
data_in[182]
data_in[183]
data_in[184]
data_in[185]
data_in[186]
data_in[187]
data_in[188]
data_in[189]
data_in[18]
data_in[190]
data_in[191]
data_in[192]
data_in[193]
data_in[194]
data_in[195]
data_in[196]
data_in[197]
data_in[198]
data_in[199]
data_in[19]
data_in[1]
data_in[200]
data_in[201]
data_in[202]
data_in[203]
data_in[204]
data_in[205]
data_in[206]
data_in[207]
data_in[208]
data_in[209]
data_in[20]
data_in[210]
data_in[211]
data_in[212]
data_in[213]
data_in[214]
data_in[215]
data_in[216]
data_in[217]
data_in[218]
data_in[219]
data_in[21]
data_in[220]
data_in[221]
data_in[222]
data_in[223]
data_in[224]
data_in[225]
data_in[226]
data_in[227]
data_in[228]
data_in[229]
data_in[22]
data_in[230]
data_in[231]
data_in[232]
data_in[233]
data_in[234]
data_in[235]
data_in[236]
data_in[237]
data_in[238]
data_in[239]
data_in[23]
data_in[240]
data_in[241]
data_in[242]
data_in[243]
data_in[244]
data_in[245]
data_in[246]
data_in[247]
data_in[248]
data_in[249]
data_in[24]
data_in[250]
data_in[251]
data_in[252]
data_in[253]
data_in[254]
data_in[255]
data_in[256]
data_in[257]
data_in[258]
data_in[259]
data_in[25]
data_in[260]
data_in[261]
data_in[262]
data_in[263]
data_in[264]
data_in[265]
data_in[266]
data_in[267]
data_in[268]
data_in[269]
data_in[26]
data_in[270]
data_in[271]
data_in[272]
data_in[273]
data_in[274]
data_in[275]
data_in[276]
data_in[277]
data_in[278]
data_in[279]
data_in[27]
data_in[280]
data_in[281]
data_in[282]
data_in[283]
data_in[284]
data_in[285]
data_in[286]
data_in[287]
data_in[288]
data_in[289]
data_in[28]
data_in[290]
data_in[291]
data_in[292]
data_in[293]
data_in[294]
data_in[295]
data_in[296]
data_in[297]
data_in[298]
data_in[299]
data_in[29]
data_in[2]
data_in[300]
data_in[301]
data_in[302]
data_in[303]
data_in[304]
data_in[305]
data_in[306]
data_in[307]
data_in[308]
data_in[309]
data_in[30]
data_in[310]
data_in[311]
data_in[312]
data_in[313]
data_in[314]
data_in[315]
data_in[316]
data_in[317]
data_in[318]
data_in[319]
data_in[31]
data_in[320]
data_in[321]
data_in[322]
data_in[323]
data_in[324]
data_in[325]
data_in[326]
data_in[327]
data_in[328]
data_in[329]
data_in[32]
data_in[330]
data_in[331]
data_in[332]
data_in[333]
data_in[334]
data_in[335]
data_in[336]
data_in[337]
data_in[338]
data_in[339]
data_in[33]
data_in[340]
data_in[341]
data_in[342]
data_in[343]
data_in[344]
data_in[345]
data_in[346]
data_in[347]
data_in[348]
data_in[349]
data_in[34]
data_in[350]
data_in[351]
data_in[352]
data_in[353]
data_in[354]
data_in[355]
data_in[356]
data_in[357]
data_in[358]
data_in[359]
data_in[35]
data_in[360]
data_in[361]
data_in[362]
data_in[363]
data_in[364]
data_in[365]
data_in[366]
data_in[367]
data_in[368]
data_in[369]
data_in[36]
data_in[370]
data_in[371]
data_in[372]
data_in[373]
data_in[374]
data_in[375]
data_in[376]
data_in[377]
data_in[378]
data_in[379]
data_in[37]
data_in[380]
data_in[381]
data_in[382]
data_in[383]
data_in[384]
data_in[385]
data_in[386]
data_in[387]
data_in[388]
data_in[389]
data_in[38]
data_in[390]
data_in[391]
data_in[392]
data_in[393]
data_in[394]
data_in[395]
data_in[396]
data_in[397]
data_in[398]
data_in[399]
data_in[39]
data_in[3]
data_in[400]
data_in[401]
data_in[402]
data_in[403]
data_in[404]
data_in[405]
data_in[406]
data_in[407]
data_in[408]
data_in[409]
data_in[40]
data_in[410]
data_in[411]
data_in[412]
data_in[413]
data_in[414]
data_in[415]
data_in[416]
data_in[417]
data_in[418]
data_in[419]
data_in[41]
data_in[420]
data_in[421]
data_in[422]
data_in[423]
data_in[424]
data_in[425]
data_in[426]
data_in[427]
data_in[428]
data_in[429]
data_in[42]
data_in[430]
data_in[431]
data_in[432]
data_in[433]
data_in[434]
data_in[435]
data_in[436]
data_in[437]
data_in[438]
data_in[439]
data_in[43]
data_in[440]
data_in[441]
data_in[442]
data_in[443]
data_in[444]
data_in[445]
data_in[446]
data_in[447]
data_in[448]
data_in[449]
data_in[44]
data_in[450]
data_in[451]
data_in[452]
data_in[453]
data_in[454]
data_in[455]
data_in[456]
data_in[457]
data_in[458]
data_in[459]
data_in[45]
data_in[460]
data_in[461]
data_in[462]
data_in[463]
data_in[464]
data_in[465]
data_in[466]
data_in[467]
data_in[468]
data_in[469]
data_in[46]
data_in[470]
data_in[471]
data_in[472]
data_in[473]
data_in[474]
data_in[475]
data_in[476]
data_in[477]
data_in[478]
data_in[479]
data_in[47]
data_in[480]
data_in[481]
data_in[482]
data_in[483]
data_in[484]
data_in[485]
data_in[486]
data_in[487]
data_in[488]
data_in[489]
data_in[48]
data_in[490]
data_in[491]
data_in[492]
data_in[493]
data_in[494]
data_in[495]
data_in[496]
data_in[497]
data_in[498]
data_in[499]
data_in[49]
data_in[4]
data_in[500]
data_in[501]
data_in[502]
data_in[503]
data_in[504]
data_in[505]
data_in[506]
data_in[507]
data_in[508]
data_in[509]
data_in[50]
data_in[510]
data_in[511]
data_in[51]
data_in[52]
data_in[53]
data_in[54]
data_in[55]
data_in[56]
data_in[57]
data_in[58]
data_in[59]
data_in[5]
data_in[60]
data_in[61]
data_in[62]
data_in[63]
data_in[64]
data_in[65]
data_in[66]
data_in[67]
data_in[68]
data_in[69]
data_in[6]
data_in[70]
data_in[71]
data_in[72]
data_in[73]
data_in[74]
data_in[75]
data_in[76]
data_in[77]
data_in[78]
data_in[79]
data_in[7]
data_in[80]
data_in[81]
data_in[82]
data_in[83]
data_in[84]
data_in[85]
data_in[86]
data_in[87]
data_in[88]
data_in[89]
data_in[8]
data_in[90]
data_in[91]
data_in[92]
data_in[93]
data_in[94]
data_in[95]
data_in[96]
data_in[97]
data_in[98]
data_in[99]
data_in[9]
fft_start
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1024 ports with no output delay specified. (HIGH)

data_out_imag[0]
data_out_imag[100]
data_out_imag[101]
data_out_imag[102]
data_out_imag[103]
data_out_imag[104]
data_out_imag[105]
data_out_imag[106]
data_out_imag[107]
data_out_imag[108]
data_out_imag[109]
data_out_imag[10]
data_out_imag[110]
data_out_imag[111]
data_out_imag[112]
data_out_imag[113]
data_out_imag[114]
data_out_imag[115]
data_out_imag[116]
data_out_imag[117]
data_out_imag[118]
data_out_imag[119]
data_out_imag[11]
data_out_imag[120]
data_out_imag[121]
data_out_imag[122]
data_out_imag[123]
data_out_imag[124]
data_out_imag[125]
data_out_imag[126]
data_out_imag[127]
data_out_imag[128]
data_out_imag[129]
data_out_imag[12]
data_out_imag[130]
data_out_imag[131]
data_out_imag[132]
data_out_imag[133]
data_out_imag[134]
data_out_imag[135]
data_out_imag[136]
data_out_imag[137]
data_out_imag[138]
data_out_imag[139]
data_out_imag[13]
data_out_imag[140]
data_out_imag[141]
data_out_imag[142]
data_out_imag[143]
data_out_imag[144]
data_out_imag[145]
data_out_imag[146]
data_out_imag[147]
data_out_imag[148]
data_out_imag[149]
data_out_imag[14]
data_out_imag[150]
data_out_imag[151]
data_out_imag[152]
data_out_imag[153]
data_out_imag[154]
data_out_imag[155]
data_out_imag[156]
data_out_imag[157]
data_out_imag[158]
data_out_imag[159]
data_out_imag[15]
data_out_imag[160]
data_out_imag[161]
data_out_imag[162]
data_out_imag[163]
data_out_imag[164]
data_out_imag[165]
data_out_imag[166]
data_out_imag[167]
data_out_imag[168]
data_out_imag[169]
data_out_imag[16]
data_out_imag[170]
data_out_imag[171]
data_out_imag[172]
data_out_imag[173]
data_out_imag[174]
data_out_imag[175]
data_out_imag[176]
data_out_imag[177]
data_out_imag[178]
data_out_imag[179]
data_out_imag[17]
data_out_imag[180]
data_out_imag[181]
data_out_imag[182]
data_out_imag[183]
data_out_imag[184]
data_out_imag[185]
data_out_imag[186]
data_out_imag[187]
data_out_imag[188]
data_out_imag[189]
data_out_imag[18]
data_out_imag[190]
data_out_imag[191]
data_out_imag[192]
data_out_imag[193]
data_out_imag[194]
data_out_imag[195]
data_out_imag[196]
data_out_imag[197]
data_out_imag[198]
data_out_imag[199]
data_out_imag[19]
data_out_imag[1]
data_out_imag[200]
data_out_imag[201]
data_out_imag[202]
data_out_imag[203]
data_out_imag[204]
data_out_imag[205]
data_out_imag[206]
data_out_imag[207]
data_out_imag[208]
data_out_imag[209]
data_out_imag[20]
data_out_imag[210]
data_out_imag[211]
data_out_imag[212]
data_out_imag[213]
data_out_imag[214]
data_out_imag[215]
data_out_imag[216]
data_out_imag[217]
data_out_imag[218]
data_out_imag[219]
data_out_imag[21]
data_out_imag[220]
data_out_imag[221]
data_out_imag[222]
data_out_imag[223]
data_out_imag[224]
data_out_imag[225]
data_out_imag[226]
data_out_imag[227]
data_out_imag[228]
data_out_imag[229]
data_out_imag[22]
data_out_imag[230]
data_out_imag[231]
data_out_imag[232]
data_out_imag[233]
data_out_imag[234]
data_out_imag[235]
data_out_imag[236]
data_out_imag[237]
data_out_imag[238]
data_out_imag[239]
data_out_imag[23]
data_out_imag[240]
data_out_imag[241]
data_out_imag[242]
data_out_imag[243]
data_out_imag[244]
data_out_imag[245]
data_out_imag[246]
data_out_imag[247]
data_out_imag[248]
data_out_imag[249]
data_out_imag[24]
data_out_imag[250]
data_out_imag[251]
data_out_imag[252]
data_out_imag[253]
data_out_imag[254]
data_out_imag[255]
data_out_imag[256]
data_out_imag[257]
data_out_imag[258]
data_out_imag[259]
data_out_imag[25]
data_out_imag[260]
data_out_imag[261]
data_out_imag[262]
data_out_imag[263]
data_out_imag[264]
data_out_imag[265]
data_out_imag[266]
data_out_imag[267]
data_out_imag[268]
data_out_imag[269]
data_out_imag[26]
data_out_imag[270]
data_out_imag[271]
data_out_imag[272]
data_out_imag[273]
data_out_imag[274]
data_out_imag[275]
data_out_imag[276]
data_out_imag[277]
data_out_imag[278]
data_out_imag[279]
data_out_imag[27]
data_out_imag[280]
data_out_imag[281]
data_out_imag[282]
data_out_imag[283]
data_out_imag[284]
data_out_imag[285]
data_out_imag[286]
data_out_imag[287]
data_out_imag[288]
data_out_imag[289]
data_out_imag[28]
data_out_imag[290]
data_out_imag[291]
data_out_imag[292]
data_out_imag[293]
data_out_imag[294]
data_out_imag[295]
data_out_imag[296]
data_out_imag[297]
data_out_imag[298]
data_out_imag[299]
data_out_imag[29]
data_out_imag[2]
data_out_imag[300]
data_out_imag[301]
data_out_imag[302]
data_out_imag[303]
data_out_imag[304]
data_out_imag[305]
data_out_imag[306]
data_out_imag[307]
data_out_imag[308]
data_out_imag[309]
data_out_imag[30]
data_out_imag[310]
data_out_imag[311]
data_out_imag[312]
data_out_imag[313]
data_out_imag[314]
data_out_imag[315]
data_out_imag[316]
data_out_imag[317]
data_out_imag[318]
data_out_imag[319]
data_out_imag[31]
data_out_imag[320]
data_out_imag[321]
data_out_imag[322]
data_out_imag[323]
data_out_imag[324]
data_out_imag[325]
data_out_imag[326]
data_out_imag[327]
data_out_imag[328]
data_out_imag[329]
data_out_imag[32]
data_out_imag[330]
data_out_imag[331]
data_out_imag[332]
data_out_imag[333]
data_out_imag[334]
data_out_imag[335]
data_out_imag[336]
data_out_imag[337]
data_out_imag[338]
data_out_imag[339]
data_out_imag[33]
data_out_imag[340]
data_out_imag[341]
data_out_imag[342]
data_out_imag[343]
data_out_imag[344]
data_out_imag[345]
data_out_imag[346]
data_out_imag[347]
data_out_imag[348]
data_out_imag[349]
data_out_imag[34]
data_out_imag[350]
data_out_imag[351]
data_out_imag[352]
data_out_imag[353]
data_out_imag[354]
data_out_imag[355]
data_out_imag[356]
data_out_imag[357]
data_out_imag[358]
data_out_imag[359]
data_out_imag[35]
data_out_imag[360]
data_out_imag[361]
data_out_imag[362]
data_out_imag[363]
data_out_imag[364]
data_out_imag[365]
data_out_imag[366]
data_out_imag[367]
data_out_imag[368]
data_out_imag[369]
data_out_imag[36]
data_out_imag[370]
data_out_imag[371]
data_out_imag[372]
data_out_imag[373]
data_out_imag[374]
data_out_imag[375]
data_out_imag[376]
data_out_imag[377]
data_out_imag[378]
data_out_imag[379]
data_out_imag[37]
data_out_imag[380]
data_out_imag[381]
data_out_imag[382]
data_out_imag[383]
data_out_imag[384]
data_out_imag[385]
data_out_imag[386]
data_out_imag[387]
data_out_imag[388]
data_out_imag[389]
data_out_imag[38]
data_out_imag[390]
data_out_imag[391]
data_out_imag[392]
data_out_imag[393]
data_out_imag[394]
data_out_imag[395]
data_out_imag[396]
data_out_imag[397]
data_out_imag[398]
data_out_imag[399]
data_out_imag[39]
data_out_imag[3]
data_out_imag[400]
data_out_imag[401]
data_out_imag[402]
data_out_imag[403]
data_out_imag[404]
data_out_imag[405]
data_out_imag[406]
data_out_imag[407]
data_out_imag[408]
data_out_imag[409]
data_out_imag[40]
data_out_imag[410]
data_out_imag[411]
data_out_imag[412]
data_out_imag[413]
data_out_imag[414]
data_out_imag[415]
data_out_imag[416]
data_out_imag[417]
data_out_imag[418]
data_out_imag[419]
data_out_imag[41]
data_out_imag[420]
data_out_imag[421]
data_out_imag[422]
data_out_imag[423]
data_out_imag[424]
data_out_imag[425]
data_out_imag[426]
data_out_imag[427]
data_out_imag[428]
data_out_imag[429]
data_out_imag[42]
data_out_imag[430]
data_out_imag[431]
data_out_imag[432]
data_out_imag[433]
data_out_imag[434]
data_out_imag[435]
data_out_imag[436]
data_out_imag[437]
data_out_imag[438]
data_out_imag[439]
data_out_imag[43]
data_out_imag[440]
data_out_imag[441]
data_out_imag[442]
data_out_imag[443]
data_out_imag[444]
data_out_imag[445]
data_out_imag[446]
data_out_imag[447]
data_out_imag[448]
data_out_imag[449]
data_out_imag[44]
data_out_imag[450]
data_out_imag[451]
data_out_imag[452]
data_out_imag[453]
data_out_imag[454]
data_out_imag[455]
data_out_imag[456]
data_out_imag[457]
data_out_imag[458]
data_out_imag[459]
data_out_imag[45]
data_out_imag[460]
data_out_imag[461]
data_out_imag[462]
data_out_imag[463]
data_out_imag[464]
data_out_imag[465]
data_out_imag[466]
data_out_imag[467]
data_out_imag[468]
data_out_imag[469]
data_out_imag[46]
data_out_imag[470]
data_out_imag[471]
data_out_imag[472]
data_out_imag[473]
data_out_imag[474]
data_out_imag[475]
data_out_imag[476]
data_out_imag[477]
data_out_imag[478]
data_out_imag[479]
data_out_imag[47]
data_out_imag[480]
data_out_imag[481]
data_out_imag[482]
data_out_imag[483]
data_out_imag[484]
data_out_imag[485]
data_out_imag[486]
data_out_imag[487]
data_out_imag[488]
data_out_imag[489]
data_out_imag[48]
data_out_imag[490]
data_out_imag[491]
data_out_imag[492]
data_out_imag[493]
data_out_imag[494]
data_out_imag[495]
data_out_imag[496]
data_out_imag[497]
data_out_imag[498]
data_out_imag[499]
data_out_imag[49]
data_out_imag[4]
data_out_imag[500]
data_out_imag[501]
data_out_imag[502]
data_out_imag[503]
data_out_imag[504]
data_out_imag[505]
data_out_imag[506]
data_out_imag[507]
data_out_imag[508]
data_out_imag[509]
data_out_imag[50]
data_out_imag[510]
data_out_imag[511]
data_out_imag[51]
data_out_imag[52]
data_out_imag[53]
data_out_imag[54]
data_out_imag[55]
data_out_imag[56]
data_out_imag[57]
data_out_imag[58]
data_out_imag[59]
data_out_imag[5]
data_out_imag[60]
data_out_imag[61]
data_out_imag[62]
data_out_imag[63]
data_out_imag[64]
data_out_imag[65]
data_out_imag[66]
data_out_imag[67]
data_out_imag[68]
data_out_imag[69]
data_out_imag[6]
data_out_imag[70]
data_out_imag[71]
data_out_imag[72]
data_out_imag[73]
data_out_imag[74]
data_out_imag[75]
data_out_imag[76]
data_out_imag[77]
data_out_imag[78]
data_out_imag[79]
data_out_imag[7]
data_out_imag[80]
data_out_imag[81]
data_out_imag[82]
data_out_imag[83]
data_out_imag[84]
data_out_imag[85]
data_out_imag[86]
data_out_imag[87]
data_out_imag[88]
data_out_imag[89]
data_out_imag[8]
data_out_imag[90]
data_out_imag[91]
data_out_imag[92]
data_out_imag[93]
data_out_imag[94]
data_out_imag[95]
data_out_imag[96]
data_out_imag[97]
data_out_imag[98]
data_out_imag[99]
data_out_imag[9]
data_out_real[0]
data_out_real[100]
data_out_real[101]
data_out_real[102]
data_out_real[103]
data_out_real[104]
data_out_real[105]
data_out_real[106]
data_out_real[107]
data_out_real[108]
data_out_real[109]
data_out_real[10]
data_out_real[110]
data_out_real[111]
data_out_real[112]
data_out_real[113]
data_out_real[114]
data_out_real[115]
data_out_real[116]
data_out_real[117]
data_out_real[118]
data_out_real[119]
data_out_real[11]
data_out_real[120]
data_out_real[121]
data_out_real[122]
data_out_real[123]
data_out_real[124]
data_out_real[125]
data_out_real[126]
data_out_real[127]
data_out_real[128]
data_out_real[129]
data_out_real[12]
data_out_real[130]
data_out_real[131]
data_out_real[132]
data_out_real[133]
data_out_real[134]
data_out_real[135]
data_out_real[136]
data_out_real[137]
data_out_real[138]
data_out_real[139]
data_out_real[13]
data_out_real[140]
data_out_real[141]
data_out_real[142]
data_out_real[143]
data_out_real[144]
data_out_real[145]
data_out_real[146]
data_out_real[147]
data_out_real[148]
data_out_real[149]
data_out_real[14]
data_out_real[150]
data_out_real[151]
data_out_real[152]
data_out_real[153]
data_out_real[154]
data_out_real[155]
data_out_real[156]
data_out_real[157]
data_out_real[158]
data_out_real[159]
data_out_real[15]
data_out_real[160]
data_out_real[161]
data_out_real[162]
data_out_real[163]
data_out_real[164]
data_out_real[165]
data_out_real[166]
data_out_real[167]
data_out_real[168]
data_out_real[169]
data_out_real[16]
data_out_real[170]
data_out_real[171]
data_out_real[172]
data_out_real[173]
data_out_real[174]
data_out_real[175]
data_out_real[176]
data_out_real[177]
data_out_real[178]
data_out_real[179]
data_out_real[17]
data_out_real[180]
data_out_real[181]
data_out_real[182]
data_out_real[183]
data_out_real[184]
data_out_real[185]
data_out_real[186]
data_out_real[187]
data_out_real[188]
data_out_real[189]
data_out_real[18]
data_out_real[190]
data_out_real[191]
data_out_real[192]
data_out_real[193]
data_out_real[194]
data_out_real[195]
data_out_real[196]
data_out_real[197]
data_out_real[198]
data_out_real[199]
data_out_real[19]
data_out_real[1]
data_out_real[200]
data_out_real[201]
data_out_real[202]
data_out_real[203]
data_out_real[204]
data_out_real[205]
data_out_real[206]
data_out_real[207]
data_out_real[208]
data_out_real[209]
data_out_real[20]
data_out_real[210]
data_out_real[211]
data_out_real[212]
data_out_real[213]
data_out_real[214]
data_out_real[215]
data_out_real[216]
data_out_real[217]
data_out_real[218]
data_out_real[219]
data_out_real[21]
data_out_real[220]
data_out_real[221]
data_out_real[222]
data_out_real[223]
data_out_real[224]
data_out_real[225]
data_out_real[226]
data_out_real[227]
data_out_real[228]
data_out_real[229]
data_out_real[22]
data_out_real[230]
data_out_real[231]
data_out_real[232]
data_out_real[233]
data_out_real[234]
data_out_real[235]
data_out_real[236]
data_out_real[237]
data_out_real[238]
data_out_real[239]
data_out_real[23]
data_out_real[240]
data_out_real[241]
data_out_real[242]
data_out_real[243]
data_out_real[244]
data_out_real[245]
data_out_real[246]
data_out_real[247]
data_out_real[248]
data_out_real[249]
data_out_real[24]
data_out_real[250]
data_out_real[251]
data_out_real[252]
data_out_real[253]
data_out_real[254]
data_out_real[255]
data_out_real[256]
data_out_real[257]
data_out_real[258]
data_out_real[259]
data_out_real[25]
data_out_real[260]
data_out_real[261]
data_out_real[262]
data_out_real[263]
data_out_real[264]
data_out_real[265]
data_out_real[266]
data_out_real[267]
data_out_real[268]
data_out_real[269]
data_out_real[26]
data_out_real[270]
data_out_real[271]
data_out_real[272]
data_out_real[273]
data_out_real[274]
data_out_real[275]
data_out_real[276]
data_out_real[277]
data_out_real[278]
data_out_real[279]
data_out_real[27]
data_out_real[280]
data_out_real[281]
data_out_real[282]
data_out_real[283]
data_out_real[284]
data_out_real[285]
data_out_real[286]
data_out_real[287]
data_out_real[288]
data_out_real[289]
data_out_real[28]
data_out_real[290]
data_out_real[291]
data_out_real[292]
data_out_real[293]
data_out_real[294]
data_out_real[295]
data_out_real[296]
data_out_real[297]
data_out_real[298]
data_out_real[299]
data_out_real[29]
data_out_real[2]
data_out_real[300]
data_out_real[301]
data_out_real[302]
data_out_real[303]
data_out_real[304]
data_out_real[305]
data_out_real[306]
data_out_real[307]
data_out_real[308]
data_out_real[309]
data_out_real[30]
data_out_real[310]
data_out_real[311]
data_out_real[312]
data_out_real[313]
data_out_real[314]
data_out_real[315]
data_out_real[316]
data_out_real[317]
data_out_real[318]
data_out_real[319]
data_out_real[31]
data_out_real[320]
data_out_real[321]
data_out_real[322]
data_out_real[323]
data_out_real[324]
data_out_real[325]
data_out_real[326]
data_out_real[327]
data_out_real[328]
data_out_real[329]
data_out_real[32]
data_out_real[330]
data_out_real[331]
data_out_real[332]
data_out_real[333]
data_out_real[334]
data_out_real[335]
data_out_real[336]
data_out_real[337]
data_out_real[338]
data_out_real[339]
data_out_real[33]
data_out_real[340]
data_out_real[341]
data_out_real[342]
data_out_real[343]
data_out_real[344]
data_out_real[345]
data_out_real[346]
data_out_real[347]
data_out_real[348]
data_out_real[349]
data_out_real[34]
data_out_real[350]
data_out_real[351]
data_out_real[352]
data_out_real[353]
data_out_real[354]
data_out_real[355]
data_out_real[356]
data_out_real[357]
data_out_real[358]
data_out_real[359]
data_out_real[35]
data_out_real[360]
data_out_real[361]
data_out_real[362]
data_out_real[363]
data_out_real[364]
data_out_real[365]
data_out_real[366]
data_out_real[367]
data_out_real[368]
data_out_real[369]
data_out_real[36]
data_out_real[370]
data_out_real[371]
data_out_real[372]
data_out_real[373]
data_out_real[374]
data_out_real[375]
data_out_real[376]
data_out_real[377]
data_out_real[378]
data_out_real[379]
data_out_real[37]
data_out_real[380]
data_out_real[381]
data_out_real[382]
data_out_real[383]
data_out_real[384]
data_out_real[385]
data_out_real[386]
data_out_real[387]
data_out_real[388]
data_out_real[389]
data_out_real[38]
data_out_real[390]
data_out_real[391]
data_out_real[392]
data_out_real[393]
data_out_real[394]
data_out_real[395]
data_out_real[396]
data_out_real[397]
data_out_real[398]
data_out_real[399]
data_out_real[39]
data_out_real[3]
data_out_real[400]
data_out_real[401]
data_out_real[402]
data_out_real[403]
data_out_real[404]
data_out_real[405]
data_out_real[406]
data_out_real[407]
data_out_real[408]
data_out_real[409]
data_out_real[40]
data_out_real[410]
data_out_real[411]
data_out_real[412]
data_out_real[413]
data_out_real[414]
data_out_real[415]
data_out_real[416]
data_out_real[417]
data_out_real[418]
data_out_real[419]
data_out_real[41]
data_out_real[420]
data_out_real[421]
data_out_real[422]
data_out_real[423]
data_out_real[424]
data_out_real[425]
data_out_real[426]
data_out_real[427]
data_out_real[428]
data_out_real[429]
data_out_real[42]
data_out_real[430]
data_out_real[431]
data_out_real[432]
data_out_real[433]
data_out_real[434]
data_out_real[435]
data_out_real[436]
data_out_real[437]
data_out_real[438]
data_out_real[439]
data_out_real[43]
data_out_real[440]
data_out_real[441]
data_out_real[442]
data_out_real[443]
data_out_real[444]
data_out_real[445]
data_out_real[446]
data_out_real[447]
data_out_real[448]
data_out_real[449]
data_out_real[44]
data_out_real[450]
data_out_real[451]
data_out_real[452]
data_out_real[453]
data_out_real[454]
data_out_real[455]
data_out_real[456]
data_out_real[457]
data_out_real[458]
data_out_real[459]
data_out_real[45]
data_out_real[460]
data_out_real[461]
data_out_real[462]
data_out_real[463]
data_out_real[464]
data_out_real[465]
data_out_real[466]
data_out_real[467]
data_out_real[468]
data_out_real[469]
data_out_real[46]
data_out_real[470]
data_out_real[471]
data_out_real[472]
data_out_real[473]
data_out_real[474]
data_out_real[475]
data_out_real[476]
data_out_real[477]
data_out_real[478]
data_out_real[479]
data_out_real[47]
data_out_real[480]
data_out_real[481]
data_out_real[482]
data_out_real[483]
data_out_real[484]
data_out_real[485]
data_out_real[486]
data_out_real[487]
data_out_real[488]
data_out_real[489]
data_out_real[48]
data_out_real[490]
data_out_real[491]
data_out_real[492]
data_out_real[493]
data_out_real[494]
data_out_real[495]
data_out_real[496]
data_out_real[497]
data_out_real[498]
data_out_real[499]
data_out_real[49]
data_out_real[4]
data_out_real[500]
data_out_real[501]
data_out_real[502]
data_out_real[503]
data_out_real[504]
data_out_real[505]
data_out_real[506]
data_out_real[507]
data_out_real[508]
data_out_real[509]
data_out_real[50]
data_out_real[510]
data_out_real[511]
data_out_real[51]
data_out_real[52]
data_out_real[53]
data_out_real[54]
data_out_real[55]
data_out_real[56]
data_out_real[57]
data_out_real[58]
data_out_real[59]
data_out_real[5]
data_out_real[60]
data_out_real[61]
data_out_real[62]
data_out_real[63]
data_out_real[64]
data_out_real[65]
data_out_real[66]
data_out_real[67]
data_out_real[68]
data_out_real[69]
data_out_real[6]
data_out_real[70]
data_out_real[71]
data_out_real[72]
data_out_real[73]
data_out_real[74]
data_out_real[75]
data_out_real[76]
data_out_real[77]
data_out_real[78]
data_out_real[79]
data_out_real[7]
data_out_real[80]
data_out_real[81]
data_out_real[82]
data_out_real[83]
data_out_real[84]
data_out_real[85]
data_out_real[86]
data_out_real[87]
data_out_real[88]
data_out_real[89]
data_out_real[8]
data_out_real[90]
data_out_real[91]
data_out_real[92]
data_out_real[93]
data_out_real[94]
data_out_real[95]
data_out_real[96]
data_out_real[97]
data_out_real[98]
data_out_real[99]
data_out_real[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.945        0.000                      0                10752        0.139        0.000                      0                10752        4.725        0.000                       0                  3329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.945        0.000                      0                10752        0.139        0.000                      0                10752        4.725        0.000                       0                  3329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[0].MAC_inst_2_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[2].MAC_inst_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[2].MAC_inst_1/mult_ac_scaled[0]
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_21__41/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_21__41/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_2[0].MAC_inst_2_1/result_real_6[12]
                                                                      r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_25__37/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     6.846 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_25__37/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_25__37_n_0
                                                                      r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_17__41/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_17__41/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[0].MAC_inst_2_1/Stage_1[2].MAC_inst_1/val4_out[15]
                                                                      f  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_30__41/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_30__41/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_30__41_n_0
                                                                      r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_18__41/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_18__41/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[0].MAC_inst_2_1/Stage_1[2].MAC_inst_1/saturate1
                                                                      r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_1__61/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_1__61/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[0].MAC_inst_2_1/mult_ac_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[0].MAC_inst_2_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[0].MAC_inst_2_1/mult_ac_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[0].MAC_inst_2_1/mult_ad_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[2].MAC_inst_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[2].MAC_inst_1/mult_ac_scaled[0]
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_21__41/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_21__41/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_2[0].MAC_inst_2_1/result_real_6[12]
                                                                      r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_25__37/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     6.846 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_25__37/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_25__37_n_0
                                                                      r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_17__41/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_17__41/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[0].MAC_inst_2_1/Stage_1[2].MAC_inst_1/val4_out[15]
                                                                      f  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_30__41/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_30__41/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_30__41_n_0
                                                                      r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_18__41/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_18__41/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[0].MAC_inst_2_1/Stage_1[2].MAC_inst_1/saturate1
                                                                      r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_1__61/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[0].MAC_inst_2_1/mult_ac_scaled0_i_1__61/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[0].MAC_inst_2_1/mult_ad_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_1/mult_ad_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[0].MAC_inst_2_1/mult_ad_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_1/mult_ad_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[0].MAC_inst_2_1/mult_ad_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[0].MAC_inst_2_2/mult_ac_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[2].MAC_inst_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[2].MAC_inst_1/mult_ac_scaled[0]
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_21__41/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_21__41/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_2[0].MAC_inst_2_2/result_real_2[12]
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_25__42/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     6.846 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_25__42/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_25__42_n_0
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_17__42/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_17__42/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[0].MAC_inst_2_2/Stage_1[2].MAC_inst_1/diff_real2_out[15]
                                                                      f  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_30__42/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_30__42/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_30__42_n_0
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_18__42/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_18__42/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[0].MAC_inst_2_2/Stage_1[2].MAC_inst_1/saturate11
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_1__62/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_1__62/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[0].MAC_inst_2_2/mult_ac_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[0].MAC_inst_2_2/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[0].MAC_inst_2_2/mult_ac_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[0].MAC_inst_2_2/mult_ad_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[2].MAC_inst_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[2].MAC_inst_1/mult_ac_scaled[0]
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_59__14_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_43__25_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_21__41/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 r  Stage_1[2].MAC_inst_1/mult_ac_scaled0_i_21__41/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_2[0].MAC_inst_2_2/result_real_2[12]
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_25__42/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     6.846 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_25__42/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_25__42_n_0
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_17__42/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_17__42/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[0].MAC_inst_2_2/Stage_1[2].MAC_inst_1/diff_real2_out[15]
                                                                      f  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_30__42/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_30__42/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_30__42_n_0
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_18__42/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_18__42/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[0].MAC_inst_2_2/Stage_1[2].MAC_inst_1/saturate11
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_1__62/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[0].MAC_inst_2_2/mult_ac_scaled0_i_1__62/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[0].MAC_inst_2_2/mult_ad_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_2/mult_ad_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[0].MAC_inst_2_2/mult_ad_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_2/mult_ad_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[0].MAC_inst_2_2/mult_ad_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[0].MAC_inst_2_2/mult_bc_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[2].MAC_inst_1/mult_ad_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[2].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_40__40/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_40__40/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_40__40_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_20__41/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_20__41/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_20__41_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__42/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 f  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__42/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__42_n_11
                                                                      f  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_24__39/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.846 r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_24__39/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_24__39_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__43/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__43/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[0].MAC_inst_2_2/rst_n[15]
                                                                      f  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_29__39/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_29__39/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_29__39_n_0
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_18__42/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_18__42/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[0].MAC_inst_2_2/Stage_1[2].MAC_inst_1/saturate21
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_1__62/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_1__62/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[0].MAC_inst_2_2/mult_bc_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_2/mult_bc_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[0].MAC_inst_2_2/mult_bc_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_2/mult_bc_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[0].MAC_inst_2_2/mult_bc_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[0].MAC_inst_2_2/mult_bd_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[2].MAC_inst_1/mult_ad_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[2].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[2].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_40__40/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_40__40/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_40__40_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_20__41/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_20__41/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_20__41_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__42/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 f  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__42/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__42_n_11
                                                                      f  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_24__39/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.846 r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_24__39/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_24__39_n_0
                                                                      r  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__43/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_1[2].MAC_inst_1/mult_bd_scaled0_i_17__43/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[0].MAC_inst_2_2/rst_n[15]
                                                                      f  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_29__39/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_29__39/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_29__39_n_0
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_18__42/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_18__42/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[0].MAC_inst_2_2/Stage_1[2].MAC_inst_1/saturate21
                                                                      r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_1__62/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0_i_1__62/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[0].MAC_inst_2_2/mult_bd_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[0].MAC_inst_2_2/mult_bd_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[0].MAC_inst_2_2/mult_bd_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[0].MAC_inst_2_2/mult_bd_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[10].MAC_inst_2_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[22].MAC_inst_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[22].MAC_inst_1/mult_ac_scaled[0]
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0_n_0
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2_n_0
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_21__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_21__5/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_2[10].MAC_inst_2_1/result_real_0[12]
                                                                      r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_25__2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     6.846 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_25__2/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_25__2_n_0
                                                                      r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_17__5/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_17__5/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[10].MAC_inst_2_1/Stage_1[22].MAC_inst_1/val4_out[15]
                                                                      f  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_30__6/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_30__6/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_30__6_n_0
                                                                      r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_18__5/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_18__5/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[10].MAC_inst_2_1/Stage_1[22].MAC_inst_1/saturate1
                                                                      r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_1__5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_1__5/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[10].MAC_inst_2_1/mult_ac_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[10].MAC_inst_2_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[10].MAC_inst_2_1/mult_ac_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[10].MAC_inst_2_1/mult_ad_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[22].MAC_inst_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[22].MAC_inst_1/mult_ac_scaled[0]
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0_n_0
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2_n_0
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_21__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_21__5/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_2[10].MAC_inst_2_1/result_real_0[12]
                                                                      r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_25__2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     6.846 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_25__2/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_25__2_n_0
                                                                      r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_17__5/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_17__5/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[10].MAC_inst_2_1/Stage_1[22].MAC_inst_1/val4_out[15]
                                                                      f  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_30__6/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_30__6/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_30__6_n_0
                                                                      r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_18__5/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_18__5/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[10].MAC_inst_2_1/Stage_1[22].MAC_inst_1/saturate1
                                                                      r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_1__5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[10].MAC_inst_2_1/mult_ac_scaled0_i_1__5/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[10].MAC_inst_2_1/mult_ad_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[10].MAC_inst_2_1/mult_ad_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[10].MAC_inst_2_1/mult_ad_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[10].MAC_inst_2_1/mult_ad_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[10].MAC_inst_2_1/mult_ad_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[10].MAC_inst_2_2/mult_ac_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[22].MAC_inst_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[22].MAC_inst_1/mult_ac_scaled[0]
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0_n_0
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2_n_0
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_21__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_21__5/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_2[10].MAC_inst_2_2/result_real_0[12]
                                                                      r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_25__10/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     6.846 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_25__10/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_25__10_n_0
                                                                      r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_17__6/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_17__6/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[10].MAC_inst_2_2/Stage_1[22].MAC_inst_1/diff_real2_out[15]
                                                                      f  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_30__5/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_30__5/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_30__5_n_0
                                                                      r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_18__6/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_18__6/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[10].MAC_inst_2_2/Stage_1[22].MAC_inst_1/saturate11
                                                                      r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_1__6/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_1__6/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[10].MAC_inst_2_2/mult_ac_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[10].MAC_inst_2_2/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[10].MAC_inst_2_2/mult_ac_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_2[10].MAC_inst_2_2/mult_ad_scaled0/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.899ns (62.586%)  route 1.733ns (37.414%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_1[22].MAC_inst_1/mult_ac_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.213     4.050 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     4.050    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_A_B_DATA.A2_DATA<14>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2_DATA[14]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.119     4.169 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     4.169    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_PREADD_DATA.A2A1<14>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/A2A1[14]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.705     4.874 f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     4.874    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     4.978 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     4.978    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     5.544 f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.544    Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     5.699 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     6.037    Stage_1[22].MAC_inst_1/mult_ac_scaled[0]
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     6.099 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0/O
                         net (fo=1, unplaced)         0.009     6.108    Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_59__0_n_0
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     6.415 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2/CO[7]
                         net (fo=1, unplaced)         0.000     6.415    Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_43__2_n_0
                                                                      r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_21__5/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     6.543 r  Stage_1[22].MAC_inst_1/mult_ac_scaled0_i_21__5/O[4]
                         net (fo=2, unplaced)         0.268     6.811    Stage_2[10].MAC_inst_2_2/result_real_0[12]
                                                                      r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_25__10/I1
                         LUT2 (Prop_LUT2_I1_O)        0.035     6.846 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_25__10/O
                         net (fo=1, unplaced)         0.010     6.856    Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_25__10_n_0
                                                                      r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_17__6/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     7.107 f  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_17__6/O[7]
                         net (fo=5, unplaced)         0.220     7.327    Stage_2[10].MAC_inst_2_2/Stage_1[22].MAC_inst_1/diff_real2_out[15]
                                                                      f  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_30__5/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     7.412 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_30__5/O
                         net (fo=1, unplaced)         0.261     7.673    Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_30__5_n_0
                                                                      r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_18__6/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     7.808 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_18__6/CO[1]
                         net (fo=16, unplaced)        0.292     8.100    Stage_2[10].MAC_inst_2_2/Stage_1[22].MAC_inst_1/saturate11
                                                                      r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_1__6/I1
                         LUT3 (Prop_LUT3_I1_O)        0.034     8.134 r  Stage_2[10].MAC_inst_2_2/mult_ac_scaled0_i_1__6/O
                         net (fo=30, unplaced)        0.335     8.469    Stage_2[10].MAC_inst_2_2/mult_ad_scaled0/A[21]
                         DSP_A_B_DATA                                 r  Stage_2[10].MAC_inst_2_2/mult_ad_scaled0/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263    10.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045    10.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475    10.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    10.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439    13.282    Stage_2[10].MAC_inst_2_2/mult_ad_scaled0/CLK
                         DSP_A_B_DATA                                 r  Stage_2[10].MAC_inst_2_2/mult_ad_scaled0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.411    13.692    
                         clock uncertainty           -0.035    13.657    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[21])
                                                     -0.243    13.414    Stage_2[10].MAC_inst_2_2/mult_ad_scaled0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[0].MAC_inst_1/Out1_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[0][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[0].MAC_inst_1/Q[5]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_real_reg[7]_i_2__17/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[0].MAC_inst_1/Out1_real_reg[7]_i_2__17/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[0].MAC_inst_1/val4_out[7]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_real[7]_i_1__23/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[0].MAC_inst_1/Out1_real[7]_i_1__23/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[0].MAC_inst_1/saturate_return_1[7]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out1_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out1_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[0].MAC_inst_1/Out1_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[0].MAC_inst_1/Out2_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[0][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[0].MAC_inst_1/Q[5]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_real_reg[7]_i_2__17/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[0].MAC_inst_1/Out2_real_reg[7]_i_2__17/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[0].MAC_inst_1/diff_real2_out[7]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_real[7]_i_1__23/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[0].MAC_inst_1/Out2_real[7]_i_1__23/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[0].MAC_inst_1/saturate1_return_3[7]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[0].MAC_inst_1/Out2_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[12][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[12].MAC_inst_1/Out1_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[12][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[12][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[12].MAC_inst_1/Q[5]
                                                                      r  Stage_1[12].MAC_inst_1/Out1_real_reg[7]_i_2__16/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[12].MAC_inst_1/Out1_real_reg[7]_i_2__16/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[12].MAC_inst_1/val4_out[7]
                                                                      r  Stage_1[12].MAC_inst_1/Out1_real[7]_i_1__22/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[12].MAC_inst_1/Out1_real[7]_i_1__22/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[12].MAC_inst_1/saturate_return[7]
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out1_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[12].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out1_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[12].MAC_inst_1/Out1_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[12][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[12].MAC_inst_1/Out2_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[12][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[12][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[12].MAC_inst_1/Q[5]
                                                                      r  Stage_1[12].MAC_inst_1/Out2_real_reg[7]_i_2__16/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[12].MAC_inst_1/Out2_real_reg[7]_i_2__16/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[12].MAC_inst_1/diff_real2_out[7]
                                                                      r  Stage_1[12].MAC_inst_1/Out2_real[7]_i_1__22/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[12].MAC_inst_1/Out2_real[7]_i_1__22/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[12].MAC_inst_1/saturate1_return[7]
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out2_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[12].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out2_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[12].MAC_inst_1/Out2_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[16][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[16].MAC_inst_1/Out1_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[16][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[16][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[16].MAC_inst_1/Q[5]
                                                                      r  Stage_1[16].MAC_inst_1/Out1_real_reg[7]_i_2__15/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[16].MAC_inst_1/Out1_real_reg[7]_i_2__15/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[16].MAC_inst_1/val4_out[7]
                                                                      r  Stage_1[16].MAC_inst_1/Out1_real[7]_i_1__21/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[16].MAC_inst_1/Out1_real[7]_i_1__21/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[16].MAC_inst_1/saturate_return_1[7]
                         FDRE                                         r  Stage_1[16].MAC_inst_1/Out1_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[16].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[16].MAC_inst_1/Out1_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[16].MAC_inst_1/Out1_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[16][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[16].MAC_inst_1/Out2_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[16][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[16][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[16].MAC_inst_1/Q[5]
                                                                      r  Stage_1[16].MAC_inst_1/Out2_real_reg[7]_i_2__15/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[16].MAC_inst_1/Out2_real_reg[7]_i_2__15/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[16].MAC_inst_1/diff_real2_out[7]
                                                                      r  Stage_1[16].MAC_inst_1/Out2_real[7]_i_1__21/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[16].MAC_inst_1/Out2_real[7]_i_1__21/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[16].MAC_inst_1/saturate1_return_3[7]
                         FDRE                                         r  Stage_1[16].MAC_inst_1/Out2_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[16].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[16].MAC_inst_1/Out2_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[16].MAC_inst_1/Out2_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[20].MAC_inst_1/Out1_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[20][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[20].MAC_inst_1/Q[5]
                                                                      r  Stage_1[20].MAC_inst_1/Out1_real_reg[7]_i_2__7/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[20].MAC_inst_1/Out1_real_reg[7]_i_2__7/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[20].MAC_inst_1/val4_out[7]
                                                                      r  Stage_1[20].MAC_inst_1/Out1_real[7]_i_1__7/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[20].MAC_inst_1/Out1_real[7]_i_1__7/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[20].MAC_inst_1/saturate_return[7]
                         FDRE                                         r  Stage_1[20].MAC_inst_1/Out1_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[20].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[20].MAC_inst_1/Out1_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[20].MAC_inst_1/Out1_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[20].MAC_inst_1/Out2_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[20][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[20].MAC_inst_1/Q[5]
                                                                      r  Stage_1[20].MAC_inst_1/Out2_real_reg[7]_i_2__7/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[20].MAC_inst_1/Out2_real_reg[7]_i_2__7/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[20].MAC_inst_1/diff_real2_out[7]
                                                                      r  Stage_1[20].MAC_inst_1/Out2_real[7]_i_1__7/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[20].MAC_inst_1/Out2_real[7]_i_1__7/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[20].MAC_inst_1/saturate1_return[7]
                         FDRE                                         r  Stage_1[20].MAC_inst_1/Out2_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[20].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[20].MAC_inst_1/Out2_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[20].MAC_inst_1/Out2_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[24][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[24].MAC_inst_1/Out1_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[24][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[24].MAC_inst_1/Q[5]
                                                                      r  Stage_1[24].MAC_inst_1/sum_real_carry/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[24].MAC_inst_1/sum_real_carry/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[24].MAC_inst_1/val4_out[7]
                                                                      r  Stage_1[24].MAC_inst_1/Out1_real[7]_i_1__13/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[24].MAC_inst_1/Out1_real[7]_i_1__13/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[24].MAC_inst_1/saturate_return__3[7]
                         FDRE                                         r  Stage_1[24].MAC_inst_1/Out1_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[24].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[24].MAC_inst_1/Out1_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[24].MAC_inst_1/Out1_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Input_arr_reg[24][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_1[24].MAC_inst_1/Out2_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.169ns (49.751%)  route 0.171ns (50.249%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    clk_IBUF_BUFG
                         FDRE                                         r  Input_arr_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Input_arr_reg[24][5]/Q
                         net (fo=4, unplaced)         0.083     1.828    Stage_1[24].MAC_inst_1/Q[5]
                                                                      r  Stage_1[24].MAC_inst_1/diff_real_carry/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.075     1.903 r  Stage_1[24].MAC_inst_1/diff_real_carry/O[7]
                         net (fo=1, unplaced)         0.075     1.978    Stage_1[24].MAC_inst_1/diff_real2_out[7]
                                                                      r  Stage_1[24].MAC_inst_1/Out2_real[7]_i_1__13/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     2.023 r  Stage_1[24].MAC_inst_1/Out2_real[7]_i_1__13/O
                         net (fo=1, unplaced)         0.012     2.035    Stage_1[24].MAC_inst_1/saturate1_return__3[7]
                         FDRE                                         r  Stage_1[24].MAC_inst_1/Out2_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[24].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[24].MAC_inst_1/Out2_real_reg[7]/C
                         clock pessimism             -0.422     1.841    
                         FDRE (Hold_FDRE_C_D)         0.056     1.897    Stage_1[24].MAC_inst_1/Out2_real_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.176         10.000      8.824                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                Input_arr_reg[0][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                Input_arr_reg[0][10]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                Input_arr_reg[0][11]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                Input_arr_reg[0][12]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                Input_arr_reg[0][13]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                Input_arr_reg[0][14]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                Input_arr_reg[0][15]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                Input_arr_reg[0][1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                Input_arr_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725                Input_arr_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay          1024 Endpoints
Min Delay          1024 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Stage_5[15].MAC_inst_5_2/Out2_imag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[15].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[15].MAC_inst_5_2/Out2_imag_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[15].MAC_inst_5_2/Out2_imag_reg[0]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[0]
                                                                      r  data_out_imag_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[0]
                                                                      r  data_out_imag[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[100]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[4]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[100]
                                                                      r  data_out_imag_OBUF[100]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[100]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[100]
                                                                      r  data_out_imag[100] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[101]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[5]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[101]
                                                                      r  data_out_imag_OBUF[101]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[101]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[101]
                                                                      r  data_out_imag[101] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[102]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[6]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[102]
                                                                      r  data_out_imag_OBUF[102]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[102]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[102]
                                                                      r  data_out_imag[102] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[103]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[7]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[103]
                                                                      r  data_out_imag_OBUF[103]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[103]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[103]
                                                                      r  data_out_imag[103] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[104]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[8]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[104]
                                                                      r  data_out_imag_OBUF[104]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[104]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[104]
                                                                      r  data_out_imag[104] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[9]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[105]
                                                                      r  data_out_imag_OBUF[105]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[105]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[105]
                                                                      r  data_out_imag[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[106]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[10]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[106]
                                                                      r  data_out_imag_OBUF[106]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[106]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[106]
                                                                      r  data_out_imag[106] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[107]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[11]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[107]
                                                                      r  data_out_imag_OBUF[107]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[107]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[107]
                                                                      r  data_out_imag[107] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[108]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.939ns (45.390%)  route 1.130ns (54.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     0.599    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.599 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.587     1.186    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.584     3.837    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     3.940 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[12]/Q
                         net (fo=1, unplaced)         1.130     5.070    data_out_imag_OBUF[108]
                                                                      r  data_out_imag_OBUF[108]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.836     5.906 r  data_out_imag_OBUF[108]_inst/O
                         net (fo=0)                   0.000     5.906    data_out_imag[108]
                                                                      r  data_out_imag[108] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Stage_5[15].MAC_inst_5_2/Out2_imag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[15].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[15].MAC_inst_5_2/Out2_imag_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[15].MAC_inst_5_2/Out2_imag_reg[0]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[0]
                                                                      r  data_out_imag_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[0]
                                                                      r  data_out_imag[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[100]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[4]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[100]
                                                                      r  data_out_imag_OBUF[100]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[100]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[100]
                                                                      r  data_out_imag[100] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[101]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[5]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[101]
                                                                      r  data_out_imag_OBUF[101]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[101]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[101]
                                                                      r  data_out_imag[101] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[102]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[6]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[102]
                                                                      r  data_out_imag_OBUF[102]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[102]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[102]
                                                                      r  data_out_imag[102] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[103]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[7]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[103]
                                                                      r  data_out_imag_OBUF[103]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[103]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[103]
                                                                      r  data_out_imag[103] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[104]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[8]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[104]
                                                                      r  data_out_imag_OBUF[104]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[104]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[104]
                                                                      r  data_out_imag[104] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[9]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[105]
                                                                      r  data_out_imag_OBUF[105]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[105]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[105]
                                                                      r  data_out_imag[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[106]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[10]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[106]
                                                                      r  data_out_imag_OBUF[106]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[106]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[106]
                                                                      r  data_out_imag[106] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[107]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[11]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[107]
                                                                      r  data_out_imag_OBUF[107]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[107]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[107]
                                                                      r  data_out_imag[107] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_5[9].MAC_inst_5_2/Out2_imag_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_imag[108]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.495ns (42.863%)  route 0.659ns (57.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.203     0.203 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     0.230    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.555    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.114     1.696    Stage_5[9].MAC_inst_5_2/CLK
                         FDRE                                         r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.745 r  Stage_5[9].MAC_inst_5_2/Out2_imag_reg[12]/Q
                         net (fo=1, unplaced)         0.659     2.404    data_out_imag_OBUF[108]
                                                                      r  data_out_imag_OBUF[108]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.446     2.849 r  data_out_imag_OBUF[108]_inst/O
                         net (fo=0)                   0.000     2.849    data_out_imag[108]
                                                                      r  data_out_imag[108] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          6912 Endpoints
Min Delay          6912 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out2_imag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[0].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17_n_11
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[0].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13_n_0
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[0].MAC_inst_1/saturate21
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[0]_i_1__23/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[0].MAC_inst_1/Out2_imag[0]_i_1__23/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[0].MAC_inst_1/saturate2_return_4[0]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[0]/C

Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out2_imag_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[0].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17_n_11
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[0].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13_n_0
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[0].MAC_inst_1/saturate21
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[10]_i_1__23/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[0].MAC_inst_1/Out2_imag[10]_i_1__23/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[0].MAC_inst_1/saturate2_return_4[10]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[10]/C

Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out2_imag_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[0].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17_n_11
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[0].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13_n_0
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[0].MAC_inst_1/saturate21
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[12]_i_1__23/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[0].MAC_inst_1/Out2_imag[12]_i_1__23/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[0].MAC_inst_1/saturate2_return_4[12]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[12]/C

Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out2_imag_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[0].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17_n_11
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[0].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13_n_0
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[0].MAC_inst_1/saturate21
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[14]_i_1__23/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[0].MAC_inst_1/Out2_imag[14]_i_1__23/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[0].MAC_inst_1/saturate2_return_4[14]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[14]/C

Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out2_imag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[0].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17_n_11
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[0].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13_n_0
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[0].MAC_inst_1/saturate21
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[2]_i_1__23/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[0].MAC_inst_1/Out2_imag[2]_i_1__23/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[0].MAC_inst_1/saturate2_return_4[2]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[2]/C

Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out2_imag_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[0].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17_n_11
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[0].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13_n_0
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[0].MAC_inst_1/saturate21
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[4]_i_1__23/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[0].MAC_inst_1/Out2_imag[4]_i_1__23/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[0].MAC_inst_1/saturate2_return_4[4]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[4]/C

Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out2_imag_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[0].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17_n_11
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[0].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13_n_0
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[0].MAC_inst_1/saturate21
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[6]_i_1__23/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[0].MAC_inst_1/Out2_imag[6]_i_1__23/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[0].MAC_inst_1/saturate2_return_4[6]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[6]/C

Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out2_imag_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[0].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[0].MAC_inst_1/Out1_imag[7]_i_10__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[0].MAC_inst_1/Out1_imag_reg[15]_i_2__17_n_11
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_8__13_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_2__17/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[0].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[0].MAC_inst_1/Out2_imag[15]_i_13__13_n_0
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[0].MAC_inst_1/Out2_imag_reg[15]_i_3__17/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[0].MAC_inst_1/saturate21
                                                                      f  Stage_1[0].MAC_inst_1/Out2_imag[8]_i_1__23/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[0].MAC_inst_1/Out2_imag[8]_i_1__23/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[0].MAC_inst_1/saturate2_return_4[8]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out2_imag_reg[8]/C

Slack:                    inf
  Source:                 Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[12].MAC_inst_1/Out2_imag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[12].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag[7]_i_10__16/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[12].MAC_inst_1/Out1_imag[7]_i_10__16/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[12].MAC_inst_1/Out1_imag[7]_i_10__16_n_0
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16_n_0
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag_reg[15]_i_2__16/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[12].MAC_inst_1/Out1_imag_reg[15]_i_2__16/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[12].MAC_inst_1/Out1_imag_reg[15]_i_2__16_n_11
                                                                      f  Stage_1[12].MAC_inst_1/Out2_imag[15]_i_8__12/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[12].MAC_inst_1/Out2_imag[15]_i_8__12/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[12].MAC_inst_1/Out2_imag[15]_i_8__12_n_0
                                                                      r  Stage_1[12].MAC_inst_1/Out2_imag_reg[15]_i_2__16/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[12].MAC_inst_1/Out2_imag_reg[15]_i_2__16/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[12].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[12].MAC_inst_1/Out2_imag[15]_i_13__12/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[12].MAC_inst_1/Out2_imag[15]_i_13__12/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[12].MAC_inst_1/Out2_imag[15]_i_13__12_n_0
                                                                      f  Stage_1[12].MAC_inst_1/Out2_imag_reg[15]_i_3__16/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[12].MAC_inst_1/Out2_imag_reg[15]_i_3__16/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[12].MAC_inst_1/saturate21
                                                                      f  Stage_1[12].MAC_inst_1/Out2_imag[0]_i_1__22/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[12].MAC_inst_1/Out2_imag[0]_i_1__22/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[12].MAC_inst_1/saturate2_return[0]
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out2_imag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[12].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out2_imag_reg[0]/C

Slack:                    inf
  Source:                 Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            Stage_1[12].MAC_inst_1/Out2_imag_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 2.715ns (65.296%)  route 1.443ns (34.704%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_A_B_DATA.B2_DATA<15>
                                                                      r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2_DATA[15]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.087     0.087 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.087    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_PREADD_DATA.B2B1<15>
                                                                      r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/B2B1[15]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[15])
                                                      0.715     0.802 f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     0.802    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_MULTIPLIER.U<15>
                                                                      f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U[15]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.104     0.906 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     0.906    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_M_DATA.U_DATA<15>
                                                                      r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/U_DATA[15]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.566     1.472 f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.472    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<15>
                                                                      f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[15]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.155     1.627 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, unplaced)         0.338     1.965    Stage_1[12].MAC_inst_1/mult_ad_scaled[0]
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag[7]_i_10__16/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     2.027 r  Stage_1[12].MAC_inst_1/Out1_imag[7]_i_10__16/O
                         net (fo=1, unplaced)         0.009     2.036    Stage_1[12].MAC_inst_1/Out1_imag[7]_i_10__16_n_0
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.307     2.343 r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16/CO[7]
                         net (fo=1, unplaced)         0.000     2.343    Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16_n_0
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag_reg[15]_i_2__16/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.128     2.471 f  Stage_1[12].MAC_inst_1/Out1_imag_reg[15]_i_2__16/O[4]
                         net (fo=2, unplaced)         0.268     2.739    Stage_1[12].MAC_inst_1/Out1_imag_reg[15]_i_2__16_n_11
                                                                      f  Stage_1[12].MAC_inst_1/Out2_imag[15]_i_8__12/I0
                         LUT1 (Prop_LUT1_I0_O)        0.035     2.774 r  Stage_1[12].MAC_inst_1/Out2_imag[15]_i_8__12/O
                         net (fo=1, unplaced)         0.010     2.784    Stage_1[12].MAC_inst_1/Out2_imag[15]_i_8__12_n_0
                                                                      r  Stage_1[12].MAC_inst_1/Out2_imag_reg[15]_i_2__16/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.251     3.035 r  Stage_1[12].MAC_inst_1/Out2_imag_reg[15]_i_2__16/O[7]
                         net (fo=5, unplaced)         0.220     3.255    Stage_1[12].MAC_inst_1/diff_imag0_out[15]
                                                                      r  Stage_1[12].MAC_inst_1/Out2_imag[15]_i_13__12/I0
                         LUT1 (Prop_LUT1_I0_O)        0.085     3.340 f  Stage_1[12].MAC_inst_1/Out2_imag[15]_i_13__12/O
                         net (fo=1, unplaced)         0.261     3.601    Stage_1[12].MAC_inst_1/Out2_imag[15]_i_13__12_n_0
                                                                      f  Stage_1[12].MAC_inst_1/Out2_imag_reg[15]_i_3__16/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.135     3.736 f  Stage_1[12].MAC_inst_1/Out2_imag_reg[15]_i_3__16/CO[1]
                         net (fo=16, unplaced)        0.292     4.028    Stage_1[12].MAC_inst_1/saturate21
                                                                      f  Stage_1[12].MAC_inst_1/Out2_imag[10]_i_1__22/I1
                         LUT3 (Prop_LUT3_I1_O)        0.085     4.113 r  Stage_1[12].MAC_inst_1/Out2_imag[10]_i_1__22/O
                         net (fo=1, unplaced)         0.045     4.158    Stage_1[12].MAC_inst_1/saturate2_return[10]
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out2_imag_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.263     0.263 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     0.308    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.308 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.475     0.783    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      2.439     3.282    Stage_1[12].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out2_imag_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out1_imag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.323ns (56.424%)  route 0.249ns (43.576%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<16>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[16]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.181     0.181 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<16>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.034     0.215 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, unplaced)         0.121     0.336    Stage_1[0].MAC_inst_1/mult_ad_scaled[1]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_9__17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.031     0.367 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_9__17/O
                         net (fo=1, unplaced)         0.000     0.367    Stage_1[0].MAC_inst_1/Out1_imag[7]_i_9__17_n_0
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     0.399 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/O[1]
                         net (fo=2, unplaced)         0.117     0.515    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_14
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[1]_i_1__23/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.560 r  Stage_1[0].MAC_inst_1/Out1_imag[1]_i_1__23/O
                         net (fo=1, unplaced)         0.012     0.572    Stage_1[0].MAC_inst_1/saturate0_return_2[1]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out1_imag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out1_imag_reg[1]/C

Slack:                    inf
  Source:                 Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            Stage_1[12].MAC_inst_1/Out1_imag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.323ns (56.424%)  route 0.249ns (43.576%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<16>
                                                                      r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[16]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.181     0.181 f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<16>
                                                                      f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.034     0.215 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, unplaced)         0.121     0.336    Stage_1[12].MAC_inst_1/mult_ad_scaled[1]
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag[7]_i_9__16/I0
                         LUT2 (Prop_LUT2_I0_O)        0.031     0.367 r  Stage_1[12].MAC_inst_1/Out1_imag[7]_i_9__16/O
                         net (fo=1, unplaced)         0.000     0.367    Stage_1[12].MAC_inst_1/Out1_imag[7]_i_9__16_n_0
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     0.399 r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16/O[1]
                         net (fo=2, unplaced)         0.117     0.515    Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16_n_14
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag[1]_i_1__22/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.560 r  Stage_1[12].MAC_inst_1/Out1_imag[1]_i_1__22/O
                         net (fo=1, unplaced)         0.012     0.572    Stage_1[12].MAC_inst_1/saturate0_return[1]
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out1_imag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[12].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out1_imag_reg[1]/C

Slack:                    inf
  Source:                 Stage_1[16].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            Stage_1[16].MAC_inst_1/Out1_imag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.323ns (56.424%)  route 0.249ns (43.576%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[16].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[16].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<16>
                                                                      r  Stage_1[16].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[16]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.181     0.181 f  Stage_1[16].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[16].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<16>
                                                                      f  Stage_1[16].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.034     0.215 r  Stage_1[16].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, unplaced)         0.121     0.336    Stage_1[16].MAC_inst_1/mult_ad_scaled[1]
                                                                      r  Stage_1[16].MAC_inst_1/Out1_imag[7]_i_9__15/I0
                         LUT2 (Prop_LUT2_I0_O)        0.031     0.367 r  Stage_1[16].MAC_inst_1/Out1_imag[7]_i_9__15/O
                         net (fo=1, unplaced)         0.000     0.367    Stage_1[16].MAC_inst_1/Out1_imag[7]_i_9__15_n_0
                                                                      r  Stage_1[16].MAC_inst_1/Out1_imag_reg[7]_i_2__15/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     0.399 r  Stage_1[16].MAC_inst_1/Out1_imag_reg[7]_i_2__15/O[1]
                         net (fo=2, unplaced)         0.117     0.515    Stage_1[16].MAC_inst_1/Out1_imag_reg[7]_i_2__15_n_14
                                                                      r  Stage_1[16].MAC_inst_1/Out1_imag[1]_i_1__21/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.560 r  Stage_1[16].MAC_inst_1/Out1_imag[1]_i_1__21/O
                         net (fo=1, unplaced)         0.012     0.572    Stage_1[16].MAC_inst_1/saturate0_return_2[1]
                         FDRE                                         r  Stage_1[16].MAC_inst_1/Out1_imag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[16].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[16].MAC_inst_1/Out1_imag_reg[1]/C

Slack:                    inf
  Source:                 Stage_1[20].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            Stage_1[20].MAC_inst_1/Out1_imag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.323ns (56.424%)  route 0.249ns (43.576%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[20].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[20].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<16>
                                                                      r  Stage_1[20].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[16]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.181     0.181 f  Stage_1[20].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[20].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<16>
                                                                      f  Stage_1[20].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.034     0.215 r  Stage_1[20].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, unplaced)         0.121     0.336    Stage_1[20].MAC_inst_1/mult_ad_scaled[1]
                                                                      r  Stage_1[20].MAC_inst_1/Out1_imag[7]_i_9__7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.031     0.367 r  Stage_1[20].MAC_inst_1/Out1_imag[7]_i_9__7/O
                         net (fo=1, unplaced)         0.000     0.367    Stage_1[20].MAC_inst_1/Out1_imag[7]_i_9__7_n_0
                                                                      r  Stage_1[20].MAC_inst_1/Out1_imag_reg[7]_i_2__7/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     0.399 r  Stage_1[20].MAC_inst_1/Out1_imag_reg[7]_i_2__7/O[1]
                         net (fo=2, unplaced)         0.117     0.515    Stage_1[20].MAC_inst_1/Out1_imag_reg[7]_i_2__7_n_14
                                                                      r  Stage_1[20].MAC_inst_1/Out1_imag[1]_i_1__7/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.560 r  Stage_1[20].MAC_inst_1/Out1_imag[1]_i_1__7/O
                         net (fo=1, unplaced)         0.012     0.572    Stage_1[20].MAC_inst_1/saturate0_return[1]
                         FDRE                                         r  Stage_1[20].MAC_inst_1/Out1_imag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[20].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[20].MAC_inst_1/Out1_imag_reg[1]/C

Slack:                    inf
  Source:                 Stage_1[24].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            Stage_1[24].MAC_inst_1/Out1_imag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.323ns (56.424%)  route 0.249ns (43.576%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[24].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[24].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<16>
                                                                      r  Stage_1[24].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[16]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.181     0.181 f  Stage_1[24].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[24].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<16>
                                                                      f  Stage_1[24].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.034     0.215 r  Stage_1[24].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, unplaced)         0.121     0.336    Stage_1[24].MAC_inst_1/mult_ad_scaled[1]
                                                                      r  Stage_1[24].MAC_inst_1/result_imag_carry_i_7__3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.031     0.367 r  Stage_1[24].MAC_inst_1/result_imag_carry_i_7__3/O
                         net (fo=1, unplaced)         0.000     0.367    Stage_1[24].MAC_inst_1/result_imag_carry_i_7__3_n_0
                                                                      r  Stage_1[24].MAC_inst_1/result_imag_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     0.399 r  Stage_1[24].MAC_inst_1/result_imag_carry/O[1]
                         net (fo=2, unplaced)         0.117     0.515    Stage_1[24].MAC_inst_1/result_imag_carry_n_14
                                                                      r  Stage_1[24].MAC_inst_1/Out1_imag[1]_i_1__13/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.560 r  Stage_1[24].MAC_inst_1/Out1_imag[1]_i_1__13/O
                         net (fo=1, unplaced)         0.012     0.572    Stage_1[24].MAC_inst_1/saturate0_return__3[1]
                         FDRE                                         r  Stage_1[24].MAC_inst_1/Out1_imag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[24].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[24].MAC_inst_1/Out1_imag_reg[1]/C

Slack:                    inf
  Source:                 Stage_1[28].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            Stage_1[28].MAC_inst_1/Out1_imag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.323ns (56.424%)  route 0.249ns (43.576%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[28].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[28].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<16>
                                                                      r  Stage_1[28].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[16]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.181     0.181 f  Stage_1[28].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[28].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<16>
                                                                      f  Stage_1[28].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.034     0.215 r  Stage_1[28].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, unplaced)         0.121     0.336    Stage_1[28].MAC_inst_1/mult_ad_scaled[1]
                                                                      r  Stage_1[28].MAC_inst_1/result_imag_carry_i_7__9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.031     0.367 r  Stage_1[28].MAC_inst_1/result_imag_carry_i_7__9/O
                         net (fo=1, unplaced)         0.000     0.367    Stage_1[28].MAC_inst_1/result_imag_carry_i_7__9_n_0
                                                                      r  Stage_1[28].MAC_inst_1/result_imag_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     0.399 r  Stage_1[28].MAC_inst_1/result_imag_carry/O[1]
                         net (fo=2, unplaced)         0.117     0.515    Stage_1[28].MAC_inst_1/result_imag_carry_n_14
                                                                      r  Stage_1[28].MAC_inst_1/Out1_imag[1]_i_1__15/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.560 r  Stage_1[28].MAC_inst_1/Out1_imag[1]_i_1__15/O
                         net (fo=1, unplaced)         0.012     0.572    Stage_1[28].MAC_inst_1/saturate0_return__3__0[1]
                         FDRE                                         r  Stage_1[28].MAC_inst_1/Out1_imag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[28].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[28].MAC_inst_1/Out1_imag_reg[1]/C

Slack:                    inf
  Source:                 Stage_1[4].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            Stage_1[4].MAC_inst_1/Out1_imag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.323ns (56.424%)  route 0.249ns (43.576%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[4].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[4].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<16>
                                                                      r  Stage_1[4].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[16]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.181     0.181 f  Stage_1[4].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[4].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<16>
                                                                      f  Stage_1[4].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.034     0.215 r  Stage_1[4].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, unplaced)         0.121     0.336    Stage_1[4].MAC_inst_1/mult_ad_scaled[1]
                                                                      r  Stage_1[4].MAC_inst_1/Out1_imag[7]_i_9__35/I0
                         LUT2 (Prop_LUT2_I0_O)        0.031     0.367 r  Stage_1[4].MAC_inst_1/Out1_imag[7]_i_9__35/O
                         net (fo=1, unplaced)         0.000     0.367    Stage_1[4].MAC_inst_1/Out1_imag[7]_i_9__35_n_0
                                                                      r  Stage_1[4].MAC_inst_1/Out1_imag_reg[7]_i_2__35/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     0.399 r  Stage_1[4].MAC_inst_1/Out1_imag_reg[7]_i_2__35/O[1]
                         net (fo=2, unplaced)         0.117     0.515    Stage_1[4].MAC_inst_1/Out1_imag_reg[7]_i_2__35_n_14
                                                                      r  Stage_1[4].MAC_inst_1/Out1_imag[1]_i_1__45/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.560 r  Stage_1[4].MAC_inst_1/Out1_imag[1]_i_1__45/O
                         net (fo=1, unplaced)         0.012     0.572    Stage_1[4].MAC_inst_1/saturate0_return[1]
                         FDRE                                         r  Stage_1[4].MAC_inst_1/Out1_imag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[4].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[4].MAC_inst_1/Out1_imag_reg[1]/C

Slack:                    inf
  Source:                 Stage_1[8].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            Stage_1[8].MAC_inst_1/Out1_imag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.323ns (56.424%)  route 0.249ns (43.576%))
  Logic Levels:           5  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[8].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[8].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<16>
                                                                      r  Stage_1[8].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[16]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.181     0.181 f  Stage_1[8].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[8].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<16>
                                                                      f  Stage_1[8].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[16]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.034     0.215 r  Stage_1[8].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, unplaced)         0.121     0.336    Stage_1[8].MAC_inst_1/mult_ad_scaled[1]
                                                                      r  Stage_1[8].MAC_inst_1/Out1_imag[7]_i_9__34/I0
                         LUT2 (Prop_LUT2_I0_O)        0.031     0.367 r  Stage_1[8].MAC_inst_1/Out1_imag[7]_i_9__34/O
                         net (fo=1, unplaced)         0.000     0.367    Stage_1[8].MAC_inst_1/Out1_imag[7]_i_9__34_n_0
                                                                      r  Stage_1[8].MAC_inst_1/Out1_imag_reg[7]_i_2__34/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     0.399 r  Stage_1[8].MAC_inst_1/Out1_imag_reg[7]_i_2__34/O[1]
                         net (fo=2, unplaced)         0.117     0.515    Stage_1[8].MAC_inst_1/Out1_imag_reg[7]_i_2__34_n_14
                                                                      r  Stage_1[8].MAC_inst_1/Out1_imag[1]_i_1__44/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.560 r  Stage_1[8].MAC_inst_1/Out1_imag[1]_i_1__44/O
                         net (fo=1, unplaced)         0.012     0.572    Stage_1[8].MAC_inst_1/saturate0_return_2[1]
                         FDRE                                         r  Stage_1[8].MAC_inst_1/Out1_imag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[8].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[8].MAC_inst_1/Out1_imag_reg[1]/C

Slack:                    inf
  Source:                 Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[21]
                            (internal pin)
  Destination:            Stage_1[0].MAC_inst_1/Out1_imag_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.319ns (55.717%)  route 0.254ns (44.283%))
  Logic Levels:           4  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[21]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<21>
                                                                      r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[21]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[21]_ALU_OUT[21])
                                                      0.181     0.181 f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<21>
                                                                      f  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[21]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.034     0.215 r  Stage_1[0].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[21]
                         net (fo=2, unplaced)         0.166     0.381    Stage_1[0].MAC_inst_1/mult_ad_scaled[6]
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/DI[6]
                         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.059     0.440 r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17/O[7]
                         net (fo=2, unplaced)         0.075     0.516    Stage_1[0].MAC_inst_1/Out1_imag_reg[7]_i_2__17_n_8
                                                                      r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_1__23/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.561 r  Stage_1[0].MAC_inst_1/Out1_imag[7]_i_1__23/O
                         net (fo=1, unplaced)         0.012     0.573    Stage_1[0].MAC_inst_1/saturate0_return_2[7]
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[0].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[0].MAC_inst_1/Out1_imag_reg[7]/C

Slack:                    inf
  Source:                 Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[21]
                            (internal pin)
  Destination:            Stage_1[12].MAC_inst_1/Out1_imag_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.319ns (55.717%)  route 0.254ns (44.283%))
  Logic Levels:           4  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_C_DATA                   0.000     0.000 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA_INST/C_DATA[21]
                         net (fo=2, unplaced)         0.000     0.000    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_C_DATA.C_DATA<21>
                                                                      r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/C_DATA[21]
                         DSP_ALU (Prop_DSP_ALU_C_DATA[21]_ALU_OUT[21])
                                                      0.181     0.181 f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     0.181    Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_ALU.ALU_OUT<21>
                                                                      f  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/ALU_OUT[21]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.034     0.215 r  Stage_1[12].MAC_inst_1/mult_ad_scaled0/DSP_OUTPUT_INST/P[21]
                         net (fo=2, unplaced)         0.166     0.381    Stage_1[12].MAC_inst_1/mult_ad_scaled[6]
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16/DI[6]
                         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.059     0.440 r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16/O[7]
                         net (fo=2, unplaced)         0.075     0.516    Stage_1[12].MAC_inst_1/Out1_imag_reg[7]_i_2__16_n_8
                                                                      r  Stage_1[12].MAC_inst_1/Out1_imag[7]_i_1__22/I2
                         LUT3 (Prop_LUT3_I2_O)        0.045     0.561 r  Stage_1[12].MAC_inst_1/Out1_imag[7]_i_1__22/O
                         net (fo=1, unplaced)         0.012     0.573    Stage_1[12].MAC_inst_1/saturate0_return[7]
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.549     0.549 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     0.596    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.972    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=5152, unplaced)      1.259     2.262    Stage_1[12].MAC_inst_1/CLK
                         FDRE                                         r  Stage_1[12].MAC_inst_1/Out1_imag_reg[7]/C





