//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_89
.address_size 64

	// .globl	implicit_conv3d_kernel  // -- Begin function implicit_conv3d_kernel
.extern .shared .align 16 .b8 global_smem[];
                                        // @implicit_conv3d_kernel
.visible .entry implicit_conv3d_kernel(
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_0,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_1,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_2,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_3,
	.param .u32 implicit_conv3d_kernel_param_4,
	.param .u32 implicit_conv3d_kernel_param_5,
	.param .u32 implicit_conv3d_kernel_param_6,
	.param .u32 implicit_conv3d_kernel_param_7,
	.param .u32 implicit_conv3d_kernel_param_8,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_9
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<202>;
	.reg .b16 	%rs<474>;
	.reg .b32 	%r<672>;
	.reg .b64 	%rd<303>;
	.loc	1 32 0                          // triton_spconv.py:32:0
$L__func_begin0:
	.loc	1 32 0                          // triton_spconv.py:32:0

// %bb.0:
	ld.param.u32 	%r106, [implicit_conv3d_kernel_param_7];
	ld.param.u32 	%r104, [implicit_conv3d_kernel_param_5];
	ld.param.u64 	%rd92, [implicit_conv3d_kernel_param_3];
$L__tmp0:
	.loc	1 47 24                         // triton_spconv.py:47:24
	mov.u32 	%r107, %ctaid.x;
$L__tmp1:
	.loc	2 40 22                         // standard.py:40:22
	add.s32 	%r108, %r104, 127;
	.loc	2 40 28                         // standard.py:40:28
	shr.s32 	%r109, %r108, 31;
	shr.u32 	%r110, %r109, 25;
	add.s32 	%r111, %r108, %r110;
	shr.s32 	%r112, %r111, 7;
$L__tmp2:
	.loc	1 51 20                         // triton_spconv.py:51:20
	div.s32 	%r1, %r107, %r112;
	.loc	1 50 18                         // triton_spconv.py:50:18
	mul.lo.s32 	%r114, %r1, %r112;
	sub.s32 	%r115, %r107, %r114;
	ld.param.u32 	%r116, [implicit_conv3d_kernel_param_8];
	.loc	1 53 19                         // triton_spconv.py:53:19
	mul.lo.s32 	%r117, %r116, %r116;
	.loc	1 53 23                         // triton_spconv.py:53:23
	mul.lo.s32 	%r2, %r117, %r116;
	.loc	1 56 38                         // triton_spconv.py:56:38
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, 31;
	and.b32  	%r5, %r3, 16;
	and.b32  	%r6, %r3, 64;
	.loc	1 56 57                         // triton_spconv.py:56:57
	shl.b32 	%r8, %r115, 7;
	.loc	1 58 19                         // triton_spconv.py:58:19
	setp.gt.s32 	%p2, %r2, 0;
	mov.u32 	%r667, global_smem;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %.lr.ph11
	.loc	1 0 19                          // triton_spconv.py:0:19
	ld.param.u32 	%r105, [implicit_conv3d_kernel_param_6];
	ld.param.u32 	%r103, [implicit_conv3d_kernel_param_4];
	ld.param.u64 	%rd91, [implicit_conv3d_kernel_param_2];
	ld.param.u64 	%rd90, [implicit_conv3d_kernel_param_1];
	ld.param.u64 	%rd89, [implicit_conv3d_kernel_param_0];
	.loc	1 56 0                          // triton_spconv.py:56:0
	and.b32  	%r7, %r3, 127;
	or.b32  	%r9, %r8, %r7;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r121, %r9, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd93, %r121, 4;
	add.s64 	%rd292, %rd90, %rd93;
	.loc	1 56 38                         // triton_spconv.py:56:38
	and.b32  	%r122, %r3, 15;
	shr.u32 	%r671, %r3, 5;
	bfe.u32 	%r123, %r3, 5, 2;
	shl.b32 	%r124, %r7, 2;
	add.s32 	%r187, %r667, %r124;
	shl.b32 	%r126, %r123, 2;
	add.s32 	%r15, %r667, %r126;
	add.s32 	%r189, %r667, %r123;
	setp.lt.s32 	%p3, %r3, 4;
	add.s32 	%r190, %r667, %r3;
	and.b32  	%r127, %r3, 3;
	setp.eq.s32 	%p4, %r127, 0;
	and.pred  	%p9, %p3, %p4;
	add.s32 	%r18, %r105, 31;
	shr.s32 	%r128, %r18, 31;
	shr.u32 	%r129, %r128, 27;
	add.s32 	%r130, %r18, %r129;
	shr.s32 	%r131, %r130, 5;
	shl.b32 	%r132, %r1, 5;
	mul.lo.s32 	%r19, %r2, %r105;
	or.b32  	%r670, %r132, %r4;
	shr.u32 	%r133, %r6, 3;
	xor.b32  	%r134, %r133, %r4;
	shl.b32 	%r135, %r123, 5;
	or.b32  	%r136, %r134, %r135;
	shl.b32 	%r137, %r136, 1;
	add.s32 	%r21, %r667, %r137;
	or.b32  	%r138, %r122, 16;
	xor.b32  	%r139, %r138, %r5;
	xor.b32  	%r140, %r139, %r133;
	or.b32  	%r141, %r140, %r135;
	shl.b32 	%r142, %r141, 1;
	add.s32 	%r22, %r667, %r142;
	add.s32 	%r143, %r667, 8192;
	add.s32 	%r23, %r143, %r137;
	add.s32 	%r24, %r143, %r142;
	shl.b32 	%r144, %r3, 2;
	and.b32  	%r145, %r144, 8;
	and.b32  	%r146, %r144, 16;
	and.b32  	%r147, %r144, 24;
	shr.u32 	%r148, %r5, 1;
	xor.b32  	%r149, %r147, %r148;
	shr.u32 	%r150, %r3, 1;
	and.b32  	%r669, %r150, 48;
	or.b32  	%r151, %r669, %r122;
	shl.b32 	%r152, %r151, 5;
	or.b32  	%r153, %r152, %r149;
	shl.b32 	%r154, %r153, 1;
	add.s32 	%r238, %r667, %r154;
	or.b32  	%r155, %r145, 16;
	xor.b32  	%r156, %r155, %r146;
	xor.b32  	%r157, %r156, %r148;
	or.b32  	%r158, %r157, %r152;
	shl.b32 	%r159, %r158, 1;
	add.s32 	%r243, %r667, %r159;
	add.s32 	%r248, %r238, 4096;
	add.s32 	%r253, %r243, 4096;
	shl.b32 	%r160, %r4, 5;
	or.b32  	%r161, %r147, %r160;
	shl.b32 	%r162, %r161, 1;
	add.s32 	%r258, %r143, %r162;
	xor.b32  	%r163, %r161, 8;
	shl.b32 	%r164, %r163, 1;
	add.s32 	%r263, %r143, %r164;
	or.b32  	%r165, %r156, %r160;
	shl.b32 	%r166, %r165, 1;
	add.s32 	%r268, %r143, %r166;
	xor.b32  	%r167, %r161, 24;
	shl.b32 	%r168, %r167, 1;
	add.s32 	%r273, %r143, %r168;
	.loc	1 58 19                         // triton_spconv.py:58:19
	cvt.u64.u32 	%rd2, %r4;
	cvt.s64.s32 	%rd3, %r105;
	cvt.u64.u32 	%rd4, %r131;
	cvt.u64.u32 	%rd94, %r671;
	and.b64  	%rd291, %rd94, 3;
	cvt.u64.u32 	%rd6, %r105;
	or.b32  	%r169, %r123, 28;
	mad.lo.s32 	%r170, %r106, %r169, %r132;
	cvt.u64.u32 	%rd290, %r170;
	mul.lo.s32 	%r171, %r106, %r105;
	cvt.u64.u32 	%rd8, %r171;
	shl.b32 	%r172, %r106, 5;
	cvt.u64.u32 	%rd9, %r172;
	or.b32  	%r173, %r123, 24;
	mad.lo.s32 	%r174, %r106, %r173, %r132;
	cvt.u64.u32 	%rd289, %r174;
	or.b32  	%r175, %r123, 20;
	mad.lo.s32 	%r176, %r106, %r175, %r132;
	cvt.u64.u32 	%rd288, %r176;
	or.b32  	%r177, %r123, 16;
	mad.lo.s32 	%r178, %r106, %r177, %r132;
	cvt.u64.u32 	%rd287, %r178;
	or.b32  	%r179, %r123, 12;
	mad.lo.s32 	%r180, %r106, %r179, %r132;
	cvt.u64.u32 	%rd286, %r180;
	or.b32  	%r181, %r123, 8;
	mad.lo.s32 	%r182, %r106, %r181, %r132;
	cvt.u64.u32 	%rd285, %r182;
	or.b32  	%r183, %r123, 4;
	mad.lo.s32 	%r184, %r106, %r183, %r132;
	cvt.u64.u32 	%rd284, %r184;
	mad.lo.s32 	%r185, %r106, %r123, %r132;
	cvt.u64.u32 	%rd283, %r185;
	mov.b32 	%r668, 0;
	mov.b16 	%rs410, 0x0000;
	setp.eq.s32 	%p7, %r4, 0;
	setp.lt.s32 	%p5, %r9, %r104;
	mov.u16 	%rs411, %rs410;
	mov.u16 	%rs412, %rs410;
	mov.u16 	%rs413, %rs410;
	mov.u16 	%rs414, %rs410;
	mov.u16 	%rs415, %rs410;
	mov.u16 	%rs416, %rs410;
	mov.u16 	%rs417, %rs410;
	mov.u16 	%rs418, %rs410;
	mov.u16 	%rs419, %rs410;
	mov.u16 	%rs420, %rs410;
	mov.u16 	%rs421, %rs410;
	mov.u16 	%rs422, %rs410;
	mov.u16 	%rs423, %rs410;
	mov.u16 	%rs424, %rs410;
	mov.u16 	%rs425, %rs410;
	mov.u16 	%rs426, %rs410;
	mov.u16 	%rs427, %rs410;
	mov.u16 	%rs428, %rs410;
	mov.u16 	%rs429, %rs410;
	mov.u16 	%rs430, %rs410;
	mov.u16 	%rs431, %rs410;
	mov.u16 	%rs432, %rs410;
	mov.u16 	%rs433, %rs410;
	mov.u16 	%rs434, %rs410;
	mov.u16 	%rs435, %rs410;
	mov.u16 	%rs436, %rs410;
	mov.u16 	%rs437, %rs410;
	mov.u16 	%rs438, %rs410;
	mov.u16 	%rs439, %rs410;
	mov.u16 	%rs440, %rs410;
	mov.u16 	%rs441, %rs410;
	bra.uni 	$L__BB0_3;
$L__BB0_7:                              // %.loopexit
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 82 19                         // triton_spconv.py:82:19
	add.s64 	%rd292, %rd292, 4;
	.loc	1 58 19                         // triton_spconv.py:58:19
	add.s32 	%r668, %r668, 1;
	add.s64 	%rd291, %rd291, %rd6;
	add.s64 	%rd290, %rd290, %rd8;
	add.s64 	%rd289, %rd289, %rd8;
	add.s64 	%rd288, %rd288, %rd8;
	add.s64 	%rd287, %rd287, %rd8;
	add.s64 	%rd286, %rd286, %rd8;
	add.s64 	%rd285, %rd285, %rd8;
	add.s64 	%rd284, %rd284, %rd8;
	add.s64 	%rd283, %rd283, %rd8;
	setp.ne.s32 	%p104, %r668, %r2;
	@%p104 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_8;
$L__BB0_3:                              // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_6 Depth 2
	.loc	1 60 23                         // triton_spconv.py:60:23
	// begin inline asm
	mov.u32 %r188, 0xffffffffffffffff;
	@%p5 ld.global.b32 { %r188 }, [ %rd292 + 0 ];
	// end inline asm
	.loc	1 66 56                         // triton_spconv.py:66:56
	bar.sync 	0;
	mov.pred 	%p6, -1;
	// begin inline asm
	@%p6 st.shared.b32 [ %r187 + 0 ], %r188;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r35, [%r15];
	ld.shared.u32 	%r36, [%r15+16];
	ld.shared.u32 	%r37, [%r15+32];
	ld.shared.u32 	%r38, [%r15+48];
	ld.shared.u32 	%r39, [%r15+64];
	ld.shared.u32 	%r40, [%r15+80];
	ld.shared.u32 	%r41, [%r15+96];
	ld.shared.u32 	%r42, [%r15+112];
	ld.shared.u32 	%r43, [%r15+128];
	ld.shared.u32 	%r44, [%r15+144];
	ld.shared.u32 	%r45, [%r15+160];
	ld.shared.u32 	%r46, [%r15+176];
	ld.shared.u32 	%r47, [%r15+192];
	ld.shared.u32 	%r48, [%r15+208];
	ld.shared.u32 	%r49, [%r15+224];
	ld.shared.u32 	%r50, [%r15+240];
	ld.shared.u32 	%r51, [%r15+256];
	ld.shared.u32 	%r52, [%r15+272];
	ld.shared.u32 	%r53, [%r15+288];
	ld.shared.u32 	%r54, [%r15+304];
	ld.shared.u32 	%r55, [%r15+320];
	ld.shared.u32 	%r56, [%r15+336];
	ld.shared.u32 	%r57, [%r15+352];
	ld.shared.u32 	%r58, [%r15+368];
	ld.shared.u32 	%r59, [%r15+384];
	ld.shared.u32 	%r60, [%r15+400];
	ld.shared.u32 	%r61, [%r15+416];
	ld.shared.u32 	%r62, [%r15+432];
	ld.shared.u32 	%r63, [%r15+448];
	ld.shared.u32 	%r64, [%r15+464];
	ld.shared.u32 	%r65, [%r15+480];
	ld.shared.u32 	%r66, [%r15+496];
	.loc	1 62 27                         // triton_spconv.py:62:27
	setp.gt.s32 	%p10, %r188, -1;
	.loc	1 62 43                         // triton_spconv.py:62:43
	setp.lt.s32 	%p11, %r188, %r103;
	.loc	1 62 36                         // triton_spconv.py:62:36
	and.pred  	%p12, %p10, %p11;
	.loc	1 62 50                         // triton_spconv.py:62:50
	bar.sync 	0;
	selp.u32 	%r192, 1, 0, %p12;
	mov.b32 	%r193, -1;
	redux.sync.or.b32 %r194, %r192, %r193;
	cvt.u16.u32 	%rs198, %r194;
	and.b16  	%rs195, %rs198, 1;
	// begin inline asm
	@%p7 st.shared.b8 [ %r189 + 0 ], %rs195;
	// end inline asm
	bar.sync 	0;
	// begin inline asm
	@%p3 ld.shared.b8 %rs196, [ %r190 + 0 ];
	// end inline asm
	cvt.u32.u16 	%r195, %rs196;
	and.b16  	%rs199, %rs196, 1;
	setp.eq.b16 	%p13, %rs199, 1;
	and.b32  	%r196, %r195, 1;
	shfl.sync.bfly.b32	%r197, %r196, 2, 31, -1;
	and.b32  	%r198, %r197, 1;
	setp.eq.b32 	%p14, %r198, 1;
$L__tmp3:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p15, %p13, %p14;
$L__tmp4:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r199, 1, 0, %p15;
	shfl.sync.bfly.b32	%r200, %r199, 1, 31, -1;
	and.b32  	%r201, %r200, 1;
	setp.eq.b32 	%p16, %r201, 1;
$L__tmp5:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p17, %p15, %p16;
$L__tmp6:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u16 	%rs197, 1, 0, %p17;
	// begin inline asm
	@%p9 st.shared.b8 [ %r190 + 0 ], %rs197;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs200, [global_smem];
	and.b16  	%rs201, %rs200, 1;
	setp.eq.b16 	%p18, %rs201, 1;
	.loc	1 62 11                         // triton_spconv.py:62:11
	not.pred 	%p19, %p18;
	@%p19 bra 	$L__BB0_7;
// %bb.4:                               //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 11                          // triton_spconv.py:0:11
	setp.lt.s32 	%p20, %r18, 32;
	.loc	1 63 28                         // triton_spconv.py:63:28
	@%p20 bra 	$L__BB0_7;
// %bb.5:                               // %.lr.ph.preheader
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 0                           // triton_spconv.py:0:0
	mul.lo.s32 	%r67, %r35, %r105;
	mul.lo.s32 	%r68, %r36, %r105;
	mul.lo.s32 	%r69, %r37, %r105;
	mul.lo.s32 	%r70, %r38, %r105;
	mul.lo.s32 	%r71, %r39, %r105;
	mul.lo.s32 	%r72, %r40, %r105;
	mul.lo.s32 	%r73, %r41, %r105;
	mul.lo.s32 	%r74, %r42, %r105;
	mul.lo.s32 	%r75, %r43, %r105;
	mul.lo.s32 	%r76, %r44, %r105;
	mul.lo.s32 	%r77, %r45, %r105;
	mul.lo.s32 	%r78, %r46, %r105;
	mul.lo.s32 	%r79, %r47, %r105;
	mul.lo.s32 	%r80, %r48, %r105;
	mul.lo.s32 	%r81, %r49, %r105;
	mul.lo.s32 	%r82, %r50, %r105;
	mul.lo.s32 	%r83, %r51, %r105;
	mul.lo.s32 	%r84, %r52, %r105;
	mul.lo.s32 	%r85, %r53, %r105;
	mul.lo.s32 	%r86, %r54, %r105;
	mul.lo.s32 	%r87, %r55, %r105;
	mul.lo.s32 	%r88, %r56, %r105;
	mul.lo.s32 	%r89, %r57, %r105;
	mul.lo.s32 	%r90, %r58, %r105;
	mul.lo.s32 	%r91, %r59, %r105;
	mul.lo.s32 	%r92, %r60, %r105;
	mul.lo.s32 	%r93, %r61, %r105;
	mul.lo.s32 	%r94, %r62, %r105;
	mul.lo.s32 	%r95, %r63, %r105;
	mul.lo.s32 	%r96, %r64, %r105;
	mul.lo.s32 	%r97, %r65, %r105;
	mul.lo.s32 	%r98, %r66, %r105;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s32 	%r202, %r4, %r98;
	cvt.u64.u32 	%rd27, %r202;
	add.s32 	%r203, %r4, %r97;
	cvt.u64.u32 	%rd28, %r203;
	add.s32 	%r204, %r4, %r96;
	cvt.u64.u32 	%rd29, %r204;
	add.s32 	%r205, %r4, %r95;
	cvt.u64.u32 	%rd30, %r205;
	add.s32 	%r206, %r4, %r94;
	cvt.u64.u32 	%rd31, %r206;
	add.s32 	%r207, %r4, %r93;
	cvt.u64.u32 	%rd32, %r207;
	add.s32 	%r208, %r4, %r92;
	cvt.u64.u32 	%rd33, %r208;
	add.s32 	%r209, %r4, %r91;
	cvt.u64.u32 	%rd34, %r209;
	add.s32 	%r210, %r4, %r90;
	cvt.u64.u32 	%rd35, %r210;
	add.s32 	%r211, %r4, %r89;
	cvt.u64.u32 	%rd36, %r211;
	add.s32 	%r212, %r4, %r88;
	cvt.u64.u32 	%rd37, %r212;
	add.s32 	%r213, %r4, %r87;
	cvt.u64.u32 	%rd38, %r213;
	add.s32 	%r214, %r4, %r86;
	cvt.u64.u32 	%rd39, %r214;
	add.s32 	%r215, %r4, %r85;
	cvt.u64.u32 	%rd40, %r215;
	add.s32 	%r216, %r4, %r84;
	cvt.u64.u32 	%rd41, %r216;
	add.s32 	%r217, %r4, %r83;
	cvt.u64.u32 	%rd42, %r217;
	add.s32 	%r218, %r4, %r82;
	cvt.u64.u32 	%rd43, %r218;
	add.s32 	%r219, %r4, %r81;
	cvt.u64.u32 	%rd44, %r219;
	add.s32 	%r220, %r4, %r80;
	cvt.u64.u32 	%rd45, %r220;
	add.s32 	%r221, %r4, %r79;
	cvt.u64.u32 	%rd46, %r221;
	add.s32 	%r222, %r4, %r78;
	cvt.u64.u32 	%rd47, %r222;
	add.s32 	%r223, %r4, %r77;
	cvt.u64.u32 	%rd48, %r223;
	add.s32 	%r224, %r4, %r76;
	cvt.u64.u32 	%rd49, %r224;
	add.s32 	%r225, %r4, %r75;
	cvt.u64.u32 	%rd50, %r225;
	add.s32 	%r226, %r4, %r74;
	cvt.u64.u32 	%rd51, %r226;
	add.s32 	%r227, %r4, %r73;
	cvt.u64.u32 	%rd52, %r227;
	add.s32 	%r228, %r4, %r72;
	cvt.u64.u32 	%rd53, %r228;
	add.s32 	%r229, %r4, %r71;
	cvt.u64.u32 	%rd54, %r229;
	add.s32 	%r230, %r4, %r70;
	cvt.u64.u32 	%rd55, %r230;
	add.s32 	%r231, %r4, %r69;
	cvt.u64.u32 	%rd56, %r231;
	add.s32 	%r232, %r4, %r68;
	cvt.u64.u32 	%rd57, %r232;
	add.s32 	%r233, %r4, %r67;
	cvt.u64.u32 	%rd58, %r233;
	mov.b64 	%rd301, 0;
	mov.u64 	%rd293, %rd283;
	mov.u64 	%rd294, %rd284;
	mov.u64 	%rd295, %rd285;
	mov.u64 	%rd296, %rd286;
	mov.u64 	%rd297, %rd287;
	mov.u64 	%rd298, %rd288;
	mov.u64 	%rd299, %rd289;
	mov.u64 	%rd300, %rd290;
	mov.u64 	%rd302, %rd4;
$L__BB0_6:                              // %.lr.ph
                                        //   Parent Loop BB0_3 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	.loc	1 67 43                         // triton_spconv.py:67:43
	setp.ne.s32 	%p61, %r66, -1;
	setp.ne.s32 	%p62, %r65, -1;
	setp.ne.s32 	%p63, %r64, -1;
	setp.ne.s32 	%p64, %r63, -1;
	setp.ne.s32 	%p65, %r62, -1;
	setp.ne.s32 	%p66, %r61, -1;
	setp.ne.s32 	%p67, %r60, -1;
	setp.ne.s32 	%p68, %r59, -1;
	setp.ne.s32 	%p69, %r58, -1;
	setp.ne.s32 	%p70, %r57, -1;
	setp.ne.s32 	%p71, %r56, -1;
	setp.ne.s32 	%p72, %r55, -1;
	setp.ne.s32 	%p73, %r54, -1;
	setp.ne.s32 	%p74, %r53, -1;
	setp.ne.s32 	%p75, %r52, -1;
	setp.ne.s32 	%p76, %r51, -1;
	setp.ne.s32 	%p77, %r50, -1;
	setp.ne.s32 	%p78, %r49, -1;
	setp.ne.s32 	%p79, %r48, -1;
	setp.ne.s32 	%p80, %r47, -1;
	setp.ne.s32 	%p81, %r46, -1;
	setp.ne.s32 	%p82, %r45, -1;
	setp.ne.s32 	%p83, %r44, -1;
	setp.ne.s32 	%p84, %r43, -1;
	setp.ne.s32 	%p85, %r42, -1;
	setp.ne.s32 	%p86, %r41, -1;
	setp.ne.s32 	%p87, %r40, -1;
	setp.ne.s32 	%p88, %r39, -1;
	setp.ne.s32 	%p89, %r38, -1;
	setp.ne.s32 	%p90, %r37, -1;
	setp.ne.s32 	%p91, %r36, -1;
	setp.ne.s32 	%p92, %r35, -1;
	setp.lt.s32 	%p93, %r670, %r106;
	.loc	1 66 89                         // triton_spconv.py:66:89
	add.s64 	%rd137, %rd58, %rd301;
	add.s64 	%rd138, %rd57, %rd301;
	add.s64 	%rd139, %rd56, %rd301;
	add.s64 	%rd140, %rd55, %rd301;
	add.s64 	%rd141, %rd54, %rd301;
	add.s64 	%rd142, %rd53, %rd301;
	add.s64 	%rd143, %rd52, %rd301;
	add.s64 	%rd144, %rd51, %rd301;
	add.s64 	%rd145, %rd50, %rd301;
	add.s64 	%rd146, %rd49, %rd301;
	add.s64 	%rd147, %rd48, %rd301;
	add.s64 	%rd148, %rd47, %rd301;
	add.s64 	%rd149, %rd46, %rd301;
	add.s64 	%rd150, %rd45, %rd301;
	add.s64 	%rd151, %rd44, %rd301;
	add.s64 	%rd152, %rd43, %rd301;
	add.s64 	%rd153, %rd42, %rd301;
	add.s64 	%rd154, %rd41, %rd301;
	add.s64 	%rd155, %rd40, %rd301;
	add.s64 	%rd156, %rd39, %rd301;
	add.s64 	%rd157, %rd38, %rd301;
	add.s64 	%rd158, %rd37, %rd301;
	add.s64 	%rd159, %rd36, %rd301;
	add.s64 	%rd160, %rd35, %rd301;
	add.s64 	%rd161, %rd34, %rd301;
	add.s64 	%rd162, %rd33, %rd301;
	add.s64 	%rd163, %rd32, %rd301;
	add.s64 	%rd164, %rd31, %rd301;
	add.s64 	%rd165, %rd30, %rd301;
	add.s64 	%rd166, %rd29, %rd301;
	add.s64 	%rd167, %rd28, %rd301;
	.loc	1 66 36                         // triton_spconv.py:66:36
	add.s64 	%rd168, %rd27, %rd301;
	cvt.u32.u64 	%r434, %rd137;
	mul.wide.s32 	%rd169, %r434, 2;
	add.s64 	%rd97, %rd89, %rd169;
	cvt.u32.u64 	%r435, %rd138;
	mul.wide.s32 	%rd170, %r435, 2;
	add.s64 	%rd98, %rd89, %rd170;
	cvt.u32.u64 	%r436, %rd139;
	mul.wide.s32 	%rd171, %r436, 2;
	add.s64 	%rd99, %rd89, %rd171;
	cvt.u32.u64 	%r437, %rd140;
	mul.wide.s32 	%rd172, %r437, 2;
	add.s64 	%rd100, %rd89, %rd172;
	cvt.u32.u64 	%r438, %rd141;
	mul.wide.s32 	%rd173, %r438, 2;
	add.s64 	%rd101, %rd89, %rd173;
	cvt.u32.u64 	%r439, %rd142;
	mul.wide.s32 	%rd174, %r439, 2;
	add.s64 	%rd102, %rd89, %rd174;
	cvt.u32.u64 	%r440, %rd143;
	mul.wide.s32 	%rd175, %r440, 2;
	add.s64 	%rd103, %rd89, %rd175;
	cvt.u32.u64 	%r441, %rd144;
	mul.wide.s32 	%rd176, %r441, 2;
	add.s64 	%rd104, %rd89, %rd176;
	cvt.u32.u64 	%r442, %rd145;
	mul.wide.s32 	%rd177, %r442, 2;
	add.s64 	%rd105, %rd89, %rd177;
	cvt.u32.u64 	%r443, %rd146;
	mul.wide.s32 	%rd178, %r443, 2;
	add.s64 	%rd106, %rd89, %rd178;
	cvt.u32.u64 	%r444, %rd147;
	mul.wide.s32 	%rd179, %r444, 2;
	add.s64 	%rd107, %rd89, %rd179;
	cvt.u32.u64 	%r445, %rd148;
	mul.wide.s32 	%rd180, %r445, 2;
	add.s64 	%rd108, %rd89, %rd180;
	cvt.u32.u64 	%r446, %rd149;
	mul.wide.s32 	%rd181, %r446, 2;
	add.s64 	%rd109, %rd89, %rd181;
	cvt.u32.u64 	%r447, %rd150;
	mul.wide.s32 	%rd182, %r447, 2;
	add.s64 	%rd110, %rd89, %rd182;
	cvt.u32.u64 	%r448, %rd151;
	mul.wide.s32 	%rd183, %r448, 2;
	add.s64 	%rd111, %rd89, %rd183;
	cvt.u32.u64 	%r449, %rd152;
	mul.wide.s32 	%rd184, %r449, 2;
	add.s64 	%rd112, %rd89, %rd184;
	cvt.u32.u64 	%r450, %rd153;
	mul.wide.s32 	%rd185, %r450, 2;
	add.s64 	%rd113, %rd89, %rd185;
	cvt.u32.u64 	%r451, %rd154;
	mul.wide.s32 	%rd186, %r451, 2;
	add.s64 	%rd114, %rd89, %rd186;
	cvt.u32.u64 	%r452, %rd155;
	mul.wide.s32 	%rd187, %r452, 2;
	add.s64 	%rd115, %rd89, %rd187;
	cvt.u32.u64 	%r453, %rd156;
	mul.wide.s32 	%rd188, %r453, 2;
	add.s64 	%rd116, %rd89, %rd188;
	cvt.u32.u64 	%r454, %rd157;
	mul.wide.s32 	%rd189, %r454, 2;
	add.s64 	%rd117, %rd89, %rd189;
	cvt.u32.u64 	%r455, %rd158;
	mul.wide.s32 	%rd190, %r455, 2;
	add.s64 	%rd118, %rd89, %rd190;
	cvt.u32.u64 	%r456, %rd159;
	mul.wide.s32 	%rd191, %r456, 2;
	add.s64 	%rd119, %rd89, %rd191;
	cvt.u32.u64 	%r457, %rd160;
	mul.wide.s32 	%rd192, %r457, 2;
	add.s64 	%rd120, %rd89, %rd192;
	cvt.u32.u64 	%r458, %rd161;
	mul.wide.s32 	%rd193, %r458, 2;
	add.s64 	%rd121, %rd89, %rd193;
	cvt.u32.u64 	%r459, %rd162;
	mul.wide.s32 	%rd194, %r459, 2;
	add.s64 	%rd122, %rd89, %rd194;
	cvt.u32.u64 	%r460, %rd163;
	mul.wide.s32 	%rd195, %r460, 2;
	add.s64 	%rd123, %rd89, %rd195;
	cvt.u32.u64 	%r461, %rd164;
	mul.wide.s32 	%rd196, %r461, 2;
	add.s64 	%rd124, %rd89, %rd196;
	cvt.u32.u64 	%r462, %rd165;
	mul.wide.s32 	%rd197, %r462, 2;
	add.s64 	%rd125, %rd89, %rd197;
	cvt.u32.u64 	%r463, %rd166;
	mul.wide.s32 	%rd198, %r463, 2;
	add.s64 	%rd126, %rd89, %rd198;
	cvt.u32.u64 	%r464, %rd167;
	mul.wide.s32 	%rd199, %r464, 2;
	add.s64 	%rd127, %rd89, %rd199;
	cvt.u32.u64 	%r465, %rd168;
	mul.wide.s32 	%rd200, %r465, 2;
	add.s64 	%rd128, %rd89, %rd200;
	.loc	1 67 98                         // triton_spconv.py:67:98
	add.s64 	%rd201, %rd2, %rd301;
	setp.lt.s64 	%p94, %rd201, %rd3;
	.loc	1 67 50                         // triton_spconv.py:67:50
	and.pred  	%p21, %p92, %p94;
	and.pred  	%p22, %p91, %p94;
	and.pred  	%p23, %p90, %p94;
	and.pred  	%p24, %p89, %p94;
	and.pred  	%p25, %p88, %p94;
	and.pred  	%p26, %p87, %p94;
	and.pred  	%p27, %p86, %p94;
	and.pred  	%p28, %p85, %p94;
	and.pred  	%p29, %p84, %p94;
	and.pred  	%p30, %p83, %p94;
	and.pred  	%p31, %p82, %p94;
	and.pred  	%p32, %p81, %p94;
	and.pred  	%p33, %p80, %p94;
	and.pred  	%p34, %p79, %p94;
	and.pred  	%p35, %p78, %p94;
	and.pred  	%p36, %p77, %p94;
	and.pred  	%p37, %p76, %p94;
	and.pred  	%p38, %p75, %p94;
	and.pred  	%p39, %p74, %p94;
	and.pred  	%p40, %p73, %p94;
	and.pred  	%p41, %p72, %p94;
	and.pred  	%p42, %p71, %p94;
	and.pred  	%p43, %p70, %p94;
	and.pred  	%p44, %p69, %p94;
	and.pred  	%p45, %p68, %p94;
	and.pred  	%p46, %p67, %p94;
	and.pred  	%p47, %p66, %p94;
	and.pred  	%p48, %p65, %p94;
	and.pred  	%p49, %p64, %p94;
	and.pred  	%p50, %p63, %p94;
	and.pred  	%p51, %p62, %p94;
	and.pred  	%p52, %p61, %p94;
	.loc	1 70 54                         // triton_spconv.py:70:54
	add.s64 	%rd202, %rd291, %rd301;
	.loc	1 72 22                         // triton_spconv.py:72:22
	add.s64 	%rd203, %rd2, %rd293;
	add.s64 	%rd204, %rd2, %rd294;
	add.s64 	%rd205, %rd2, %rd295;
	add.s64 	%rd206, %rd2, %rd296;
	add.s64 	%rd207, %rd2, %rd297;
	add.s64 	%rd208, %rd2, %rd298;
	add.s64 	%rd209, %rd2, %rd299;
	.loc	1 70 20                         // triton_spconv.py:70:20
	add.s64 	%rd210, %rd2, %rd300;
	cvt.u32.u64 	%r466, %rd203;
	mul.wide.s32 	%rd211, %r466, 2;
	add.s64 	%rd129, %rd91, %rd211;
	cvt.u32.u64 	%r467, %rd204;
	mul.wide.s32 	%rd212, %r467, 2;
	add.s64 	%rd130, %rd91, %rd212;
	cvt.u32.u64 	%r468, %rd205;
	mul.wide.s32 	%rd213, %r468, 2;
	add.s64 	%rd131, %rd91, %rd213;
	cvt.u32.u64 	%r469, %rd206;
	mul.wide.s32 	%rd214, %r469, 2;
	add.s64 	%rd132, %rd91, %rd214;
	cvt.u32.u64 	%r470, %rd207;
	mul.wide.s32 	%rd215, %r470, 2;
	add.s64 	%rd133, %rd91, %rd215;
	cvt.u32.u64 	%r471, %rd208;
	mul.wide.s32 	%rd216, %r471, 2;
	add.s64 	%rd134, %rd91, %rd216;
	cvt.u32.u64 	%r472, %rd209;
	mul.wide.s32 	%rd217, %r472, 2;
	add.s64 	%rd135, %rd91, %rd217;
	cvt.u32.u64 	%r473, %rd210;
	mul.wide.s32 	%rd218, %r473, 2;
	add.s64 	%rd136, %rd91, %rd218;
	cvt.u32.u64 	%r474, %rd202;
	.loc	1 74 72                         // triton_spconv.py:74:72
	setp.lt.s32 	%p95, %r474, %r19;
	add.s32 	%r475, %r474, 4;
	setp.lt.s32 	%p96, %r475, %r19;
	add.s32 	%r476, %r474, 8;
	setp.lt.s32 	%p97, %r476, %r19;
	add.s32 	%r477, %r474, 12;
	setp.lt.s32 	%p98, %r477, %r19;
	add.s32 	%r478, %r474, 16;
	setp.lt.s32 	%p99, %r478, %r19;
	add.s32 	%r479, %r474, 20;
	setp.lt.s32 	%p100, %r479, %r19;
	add.s32 	%r480, %r474, 24;
	setp.lt.s32 	%p101, %r480, %r19;
	add.s32 	%r481, %r474, 28;
	setp.lt.s32 	%p102, %r481, %r19;
	.loc	1 75 20                         // triton_spconv.py:75:20
	and.pred  	%p53, %p93, %p95;
	and.pred  	%p54, %p93, %p96;
	and.pred  	%p55, %p93, %p97;
	and.pred  	%p56, %p93, %p98;
	and.pred  	%p57, %p93, %p99;
	and.pred  	%p58, %p93, %p100;
	and.pred  	%p59, %p93, %p101;
	and.pred  	%p60, %p93, %p102;
	mov.b16 	%rs203, 0;
	.loc	1 78 39                         // triton_spconv.py:78:39
	// begin inline asm
	mov.u16 %rs202, %rs203;
	@%p21 ld.global.b16 { %rs202 }, [ %rd97 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs204, %rs203;
	@%p22 ld.global.b16 { %rs204 }, [ %rd98 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs206, %rs203;
	@%p23 ld.global.b16 { %rs206 }, [ %rd99 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs208, %rs203;
	@%p24 ld.global.b16 { %rs208 }, [ %rd100 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs210, %rs203;
	@%p25 ld.global.b16 { %rs210 }, [ %rd101 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs212, %rs203;
	@%p26 ld.global.b16 { %rs212 }, [ %rd102 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs214, %rs203;
	@%p27 ld.global.b16 { %rs214 }, [ %rd103 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs216, %rs203;
	@%p28 ld.global.b16 { %rs216 }, [ %rd104 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs218, %rs203;
	@%p29 ld.global.b16 { %rs218 }, [ %rd105 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs220, %rs203;
	@%p30 ld.global.b16 { %rs220 }, [ %rd106 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs222, %rs203;
	@%p31 ld.global.b16 { %rs222 }, [ %rd107 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs224, %rs203;
	@%p32 ld.global.b16 { %rs224 }, [ %rd108 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs226, %rs203;
	@%p33 ld.global.b16 { %rs226 }, [ %rd109 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs228, %rs203;
	@%p34 ld.global.b16 { %rs228 }, [ %rd110 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs230, %rs203;
	@%p35 ld.global.b16 { %rs230 }, [ %rd111 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs232, %rs203;
	@%p36 ld.global.b16 { %rs232 }, [ %rd112 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs234, %rs203;
	@%p37 ld.global.b16 { %rs234 }, [ %rd113 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs236, %rs203;
	@%p38 ld.global.b16 { %rs236 }, [ %rd114 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs238, %rs203;
	@%p39 ld.global.b16 { %rs238 }, [ %rd115 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs240, %rs203;
	@%p40 ld.global.b16 { %rs240 }, [ %rd116 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs242, %rs203;
	@%p41 ld.global.b16 { %rs242 }, [ %rd117 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs244, %rs203;
	@%p42 ld.global.b16 { %rs244 }, [ %rd118 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs246, %rs203;
	@%p43 ld.global.b16 { %rs246 }, [ %rd119 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs248, %rs203;
	@%p44 ld.global.b16 { %rs248 }, [ %rd120 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs250, %rs203;
	@%p45 ld.global.b16 { %rs250 }, [ %rd121 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs252, %rs203;
	@%p46 ld.global.b16 { %rs252 }, [ %rd122 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs254, %rs203;
	@%p47 ld.global.b16 { %rs254 }, [ %rd123 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs256, %rs203;
	@%p48 ld.global.b16 { %rs256 }, [ %rd124 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs258, %rs203;
	@%p49 ld.global.b16 { %rs258 }, [ %rd125 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs260, %rs203;
	@%p50 ld.global.b16 { %rs260 }, [ %rd126 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs262, %rs203;
	@%p51 ld.global.b16 { %rs262 }, [ %rd127 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs264, %rs203;
	@%p52 ld.global.b16 { %rs264 }, [ %rd128 + 0 ];
	// end inline asm
	bar.sync 	0;
	st.shared.u16 	[%r21], %rs202;
	st.shared.u16 	[%r22+256], %rs204;
	st.shared.u16 	[%r21+512], %rs206;
	st.shared.u16 	[%r22+768], %rs208;
	st.shared.u16 	[%r21+1024], %rs210;
	st.shared.u16 	[%r22+1280], %rs212;
	st.shared.u16 	[%r21+1536], %rs214;
	st.shared.u16 	[%r22+1792], %rs216;
	st.shared.u16 	[%r21+2048], %rs218;
	st.shared.u16 	[%r22+2304], %rs220;
	st.shared.u16 	[%r21+2560], %rs222;
	st.shared.u16 	[%r22+2816], %rs224;
	st.shared.u16 	[%r21+3072], %rs226;
	st.shared.u16 	[%r22+3328], %rs228;
	st.shared.u16 	[%r21+3584], %rs230;
	st.shared.u16 	[%r22+3840], %rs232;
	st.shared.u16 	[%r21+4096], %rs234;
	st.shared.u16 	[%r22+4352], %rs236;
	st.shared.u16 	[%r21+4608], %rs238;
	st.shared.u16 	[%r22+4864], %rs240;
	st.shared.u16 	[%r21+5120], %rs242;
	st.shared.u16 	[%r22+5376], %rs244;
	st.shared.u16 	[%r21+5632], %rs246;
	st.shared.u16 	[%r22+5888], %rs248;
	st.shared.u16 	[%r21+6144], %rs250;
	st.shared.u16 	[%r22+6400], %rs252;
	st.shared.u16 	[%r21+6656], %rs254;
	st.shared.u16 	[%r22+6912], %rs256;
	st.shared.u16 	[%r21+7168], %rs258;
	st.shared.u16 	[%r22+7424], %rs260;
	st.shared.u16 	[%r21+7680], %rs262;
	st.shared.u16 	[%r22+7936], %rs264;
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	mov.u16 %rs266, %rs203;
	@%p53 ld.global.b16 { %rs266 }, [ %rd129 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs268, %rs203;
	@%p54 ld.global.b16 { %rs268 }, [ %rd130 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs270, %rs203;
	@%p55 ld.global.b16 { %rs270 }, [ %rd131 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs272, %rs203;
	@%p56 ld.global.b16 { %rs272 }, [ %rd132 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs274, %rs203;
	@%p57 ld.global.b16 { %rs274 }, [ %rd133 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs276, %rs203;
	@%p58 ld.global.b16 { %rs276 }, [ %rd134 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs278, %rs203;
	@%p59 ld.global.b16 { %rs278 }, [ %rd135 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs280, %rs203;
	@%p60 ld.global.b16 { %rs280 }, [ %rd136 + 0 ];
	// end inline asm
	st.shared.u16 	[%r23], %rs266;
	st.shared.u16 	[%r24+256], %rs268;
	st.shared.u16 	[%r23+512], %rs270;
	st.shared.u16 	[%r24+768], %rs272;
	st.shared.u16 	[%r23+1024], %rs274;
	st.shared.u16 	[%r24+1280], %rs276;
	st.shared.u16 	[%r23+1536], %rs278;
	st.shared.u16 	[%r24+1792], %rs280;
	.loc	1 78 39                         // triton_spconv.py:78:39
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r278, %r279, %r280, %r281}, [%r238];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r358, %r359, %r360, %r361}, [%r243];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r318, %r319, %r320, %r321}, [%r248];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r398, %r399, %r400, %r401}, [%r253];
	// end inline asm
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r282, %r283, %r362, %r363}, [%r258];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r292, %r293, %r372, %r373}, [%r263];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r302, %r303, %r382, %r383}, [%r268];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r312, %r313, %r392, %r393}, [%r273];
	// end inline asm
	.loc	1 81 37                         // triton_spconv.py:81:37
	mov.b32 	%r354, {%rs410, %rs411};
	mov.b32 	%r355, {%rs412, %rs413};
	mov.b32 	%r364, {%rs414, %rs415};
	mov.b32 	%r365, {%rs416, %rs417};
	mov.b32 	%r374, {%rs418, %rs419};
	mov.b32 	%r375, {%rs420, %rs421};
	mov.b32 	%r384, {%rs422, %rs423};
	mov.b32 	%r385, {%rs424, %rs425};
	mov.b32 	%r394, {%rs426, %rs427};
	mov.b32 	%r395, {%rs428, %rs429};
	mov.b32 	%r404, {%rs430, %rs431};
	mov.b32 	%r405, {%rs432, %rs433};
	mov.b32 	%r414, {%rs434, %rs435};
	mov.b32 	%r415, {%rs436, %rs437};
	mov.b32 	%r424, {%rs438, %rs439};
	mov.b32 	%r425, {%rs440, %rs441};
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r354, %r355 }, { %r278, %r279, %r280, %r281 }, { %r282, %r283 }, { %r354, %r355 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r364, %r365 }, { %r278, %r279, %r280, %r281 }, { %r292, %r293 }, { %r364, %r365 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r374, %r375 }, { %r278, %r279, %r280, %r281 }, { %r302, %r303 }, { %r374, %r375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r384, %r385 }, { %r278, %r279, %r280, %r281 }, { %r312, %r313 }, { %r384, %r385 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r394, %r395 }, { %r318, %r319, %r320, %r321 }, { %r282, %r283 }, { %r394, %r395 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r404, %r405 }, { %r318, %r319, %r320, %r321 }, { %r292, %r293 }, { %r404, %r405 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r414, %r415 }, { %r318, %r319, %r320, %r321 }, { %r302, %r303 }, { %r414, %r415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r424, %r425 }, { %r318, %r319, %r320, %r321 }, { %r312, %r313 }, { %r424, %r425 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r354, %r355 }, { %r358, %r359, %r360, %r361 }, { %r362, %r363 }, { %r354, %r355 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r364, %r365 }, { %r358, %r359, %r360, %r361 }, { %r372, %r373 }, { %r364, %r365 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r374, %r375 }, { %r358, %r359, %r360, %r361 }, { %r382, %r383 }, { %r374, %r375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r384, %r385 }, { %r358, %r359, %r360, %r361 }, { %r392, %r393 }, { %r384, %r385 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r394, %r395 }, { %r398, %r399, %r400, %r401 }, { %r362, %r363 }, { %r394, %r395 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r404, %r405 }, { %r398, %r399, %r400, %r401 }, { %r372, %r373 }, { %r404, %r405 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r414, %r415 }, { %r398, %r399, %r400, %r401 }, { %r382, %r383 }, { %r414, %r415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r424, %r425 }, { %r398, %r399, %r400, %r401 }, { %r392, %r393 }, { %r424, %r425 };
	// end inline asm
	mov.b32 	{%rs410, %rs411}, %r354;
	mov.b32 	{%rs412, %rs413}, %r355;
	mov.b32 	{%rs414, %rs415}, %r364;
	mov.b32 	{%rs416, %rs417}, %r365;
	mov.b32 	{%rs418, %rs419}, %r374;
	mov.b32 	{%rs420, %rs421}, %r375;
	mov.b32 	{%rs422, %rs423}, %r384;
	mov.b32 	{%rs424, %rs425}, %r385;
	mov.b32 	{%rs426, %rs427}, %r394;
	mov.b32 	{%rs428, %rs429}, %r395;
	mov.b32 	{%rs430, %rs431}, %r404;
	mov.b32 	{%rs432, %rs433}, %r405;
	mov.b32 	{%rs434, %rs435}, %r414;
	mov.b32 	{%rs436, %rs437}, %r415;
	mov.b32 	{%rs438, %rs439}, %r424;
	mov.b32 	{%rs440, %rs441}, %r425;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s64 	%rd302, %rd302, -1;
	add.s64 	%rd301, %rd301, 32;
	add.s64 	%rd300, %rd300, %rd9;
	add.s64 	%rd299, %rd299, %rd9;
	add.s64 	%rd298, %rd298, %rd9;
	add.s64 	%rd297, %rd297, %rd9;
	add.s64 	%rd296, %rd296, %rd9;
	add.s64 	%rd295, %rd295, %rd9;
	add.s64 	%rd294, %rd294, %rd9;
	add.s64 	%rd293, %rd293, %rd9;
	setp.ne.s64 	%p103, %rd302, 0;
	@%p103 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_7;
$L__BB0_1:                              // %.._crit_edge_crit_edge
	.loc	1 84 31                         // triton_spconv.py:84:31
	shr.u32 	%r671, %r3, 5;
	.loc	1 86 19                         // triton_spconv.py:86:19
	shl.b32 	%r118, %r1, 5;
	.loc	1 85 10                         // triton_spconv.py:85:10
	or.b32  	%r670, %r118, %r4;
	.loc	1 92 56                         // triton_spconv.py:92:56
	shr.u32 	%r119, %r3, 1;
	and.b32  	%r669, %r119, 48;
	mov.b16 	%rs410, 0;
	mov.u16 	%rs411, %rs410;
	mov.u16 	%rs412, %rs410;
	mov.u16 	%rs413, %rs410;
	mov.u16 	%rs414, %rs410;
	mov.u16 	%rs415, %rs410;
	mov.u16 	%rs416, %rs410;
	mov.u16 	%rs417, %rs410;
	mov.u16 	%rs418, %rs410;
	mov.u16 	%rs419, %rs410;
	mov.u16 	%rs420, %rs410;
	mov.u16 	%rs421, %rs410;
	mov.u16 	%rs422, %rs410;
	mov.u16 	%rs423, %rs410;
	mov.u16 	%rs424, %rs410;
	mov.u16 	%rs425, %rs410;
	mov.u16 	%rs426, %rs410;
	mov.u16 	%rs427, %rs410;
	mov.u16 	%rs428, %rs410;
	mov.u16 	%rs429, %rs410;
	mov.u16 	%rs430, %rs410;
	mov.u16 	%rs431, %rs410;
	mov.u16 	%rs432, %rs410;
	mov.u16 	%rs433, %rs410;
	mov.u16 	%rs434, %rs410;
	mov.u16 	%rs435, %rs410;
	mov.u16 	%rs436, %rs410;
	mov.u16 	%rs437, %rs410;
	mov.u16 	%rs438, %rs410;
	mov.u16 	%rs439, %rs410;
	mov.u16 	%rs440, %rs410;
	mov.u16 	%rs441, %rs410;
$L__BB0_8:                              // %._crit_edge
	.loc	1 84 31                         // triton_spconv.py:84:31
	and.b32  	%r514, %r671, 1;
	shr.u32 	%r515, %r6, 5;
	or.b32  	%r516, %r514, %r515;
	.loc	1 84 42                         // triton_spconv.py:84:42
	or.b32  	%r517, %r516, %r8;
	or.b32  	%r518, %r517, 4;
	or.b32  	%r519, %r517, 8;
	or.b32  	%r520, %r517, 12;
	or.b32  	%r521, %r517, 16;
	or.b32  	%r522, %r517, 20;
	or.b32  	%r523, %r517, 24;
	or.b32  	%r524, %r517, 28;
	or.b32  	%r525, %r517, 32;
	or.b32  	%r526, %r517, 36;
	or.b32  	%r527, %r517, 40;
	or.b32  	%r528, %r517, 44;
	or.b32  	%r529, %r517, 48;
	or.b32  	%r530, %r517, 52;
	or.b32  	%r531, %r517, 56;
	or.b32  	%r532, %r517, 60;
	or.b32  	%r533, %r517, 64;
	or.b32  	%r534, %r517, 68;
	or.b32  	%r535, %r517, 72;
	or.b32  	%r536, %r517, 76;
	or.b32  	%r537, %r517, 80;
	or.b32  	%r538, %r517, 84;
	or.b32  	%r539, %r517, 88;
	or.b32  	%r540, %r517, 92;
	or.b32  	%r541, %r517, 96;
	or.b32  	%r542, %r517, 100;
	or.b32  	%r543, %r517, 104;
	or.b32  	%r544, %r517, 108;
	or.b32  	%r545, %r517, 112;
	or.b32  	%r546, %r517, 116;
	or.b32  	%r547, %r517, 120;
	or.b32  	%r548, %r517, 124;
	.loc	1 84 61                         // triton_spconv.py:84:61
	mul.lo.s32 	%r549, %r517, %r106;
	shl.b32 	%r550, %r106, 2;
	add.s32 	%r551, %r549, %r550;
	add.s32 	%r552, %r551, %r550;
	add.s32 	%r553, %r552, %r550;
	add.s32 	%r554, %r553, %r550;
	add.s32 	%r555, %r554, %r550;
	add.s32 	%r556, %r555, %r550;
	add.s32 	%r557, %r556, %r550;
	add.s32 	%r558, %r557, %r550;
	add.s32 	%r559, %r558, %r550;
	add.s32 	%r560, %r559, %r550;
	add.s32 	%r561, %r560, %r550;
	add.s32 	%r562, %r561, %r550;
	add.s32 	%r563, %r562, %r550;
	add.s32 	%r564, %r563, %r550;
	add.s32 	%r565, %r564, %r550;
	add.s32 	%r566, %r565, %r550;
	add.s32 	%r567, %r566, %r550;
	add.s32 	%r568, %r567, %r550;
	add.s32 	%r569, %r568, %r550;
	add.s32 	%r570, %r569, %r550;
	add.s32 	%r571, %r570, %r550;
	add.s32 	%r572, %r571, %r550;
	add.s32 	%r573, %r572, %r550;
	add.s32 	%r574, %r573, %r550;
	add.s32 	%r575, %r574, %r550;
	add.s32 	%r576, %r575, %r550;
	add.s32 	%r577, %r576, %r550;
	add.s32 	%r578, %r577, %r550;
	add.s32 	%r579, %r578, %r550;
	add.s32 	%r580, %r579, %r550;
	add.s32 	%r581, %r580, %r550;
	.loc	1 86 10                         // triton_spconv.py:86:10
	add.s32 	%r582, %r670, %r549;
	add.s32 	%r583, %r670, %r551;
	add.s32 	%r584, %r670, %r552;
	add.s32 	%r585, %r670, %r553;
	add.s32 	%r586, %r670, %r554;
	add.s32 	%r587, %r670, %r555;
	add.s32 	%r588, %r670, %r556;
	add.s32 	%r589, %r670, %r557;
	add.s32 	%r590, %r670, %r558;
	add.s32 	%r591, %r670, %r559;
	add.s32 	%r592, %r670, %r560;
	add.s32 	%r593, %r670, %r561;
	add.s32 	%r594, %r670, %r562;
	add.s32 	%r595, %r670, %r563;
	add.s32 	%r596, %r670, %r564;
	add.s32 	%r597, %r670, %r565;
	add.s32 	%r598, %r670, %r566;
	add.s32 	%r599, %r670, %r567;
	add.s32 	%r600, %r670, %r568;
	add.s32 	%r601, %r670, %r569;
	add.s32 	%r602, %r670, %r570;
	add.s32 	%r603, %r670, %r571;
	add.s32 	%r604, %r670, %r572;
	add.s32 	%r605, %r670, %r573;
	add.s32 	%r606, %r670, %r574;
	add.s32 	%r607, %r670, %r575;
	add.s32 	%r608, %r670, %r576;
	add.s32 	%r609, %r670, %r577;
	add.s32 	%r610, %r670, %r578;
	add.s32 	%r611, %r670, %r579;
	add.s32 	%r612, %r670, %r580;
	add.s32 	%r613, %r670, %r581;
	.loc	1 84 8                          // triton_spconv.py:84:8
	mul.wide.s32 	%rd251, %r582, 2;
	add.s64 	%rd219, %rd92, %rd251;
	mul.wide.s32 	%rd252, %r583, 2;
	add.s64 	%rd220, %rd92, %rd252;
	mul.wide.s32 	%rd253, %r584, 2;
	add.s64 	%rd221, %rd92, %rd253;
	mul.wide.s32 	%rd254, %r585, 2;
	add.s64 	%rd222, %rd92, %rd254;
	mul.wide.s32 	%rd255, %r586, 2;
	add.s64 	%rd223, %rd92, %rd255;
	mul.wide.s32 	%rd256, %r587, 2;
	add.s64 	%rd224, %rd92, %rd256;
	mul.wide.s32 	%rd257, %r588, 2;
	add.s64 	%rd225, %rd92, %rd257;
	mul.wide.s32 	%rd258, %r589, 2;
	add.s64 	%rd226, %rd92, %rd258;
	mul.wide.s32 	%rd259, %r590, 2;
	add.s64 	%rd227, %rd92, %rd259;
	mul.wide.s32 	%rd260, %r591, 2;
	add.s64 	%rd228, %rd92, %rd260;
	mul.wide.s32 	%rd261, %r592, 2;
	add.s64 	%rd229, %rd92, %rd261;
	mul.wide.s32 	%rd262, %r593, 2;
	add.s64 	%rd230, %rd92, %rd262;
	mul.wide.s32 	%rd263, %r594, 2;
	add.s64 	%rd231, %rd92, %rd263;
	mul.wide.s32 	%rd264, %r595, 2;
	add.s64 	%rd232, %rd92, %rd264;
	mul.wide.s32 	%rd265, %r596, 2;
	add.s64 	%rd233, %rd92, %rd265;
	mul.wide.s32 	%rd266, %r597, 2;
	add.s64 	%rd234, %rd92, %rd266;
	mul.wide.s32 	%rd267, %r598, 2;
	add.s64 	%rd235, %rd92, %rd267;
	mul.wide.s32 	%rd268, %r599, 2;
	add.s64 	%rd236, %rd92, %rd268;
	mul.wide.s32 	%rd269, %r600, 2;
	add.s64 	%rd237, %rd92, %rd269;
	mul.wide.s32 	%rd270, %r601, 2;
	add.s64 	%rd238, %rd92, %rd270;
	mul.wide.s32 	%rd271, %r602, 2;
	add.s64 	%rd239, %rd92, %rd271;
	mul.wide.s32 	%rd272, %r603, 2;
	add.s64 	%rd240, %rd92, %rd272;
	mul.wide.s32 	%rd273, %r604, 2;
	add.s64 	%rd241, %rd92, %rd273;
	mul.wide.s32 	%rd274, %r605, 2;
	add.s64 	%rd242, %rd92, %rd274;
	mul.wide.s32 	%rd275, %r606, 2;
	add.s64 	%rd243, %rd92, %rd275;
	mul.wide.s32 	%rd276, %r607, 2;
	add.s64 	%rd244, %rd92, %rd276;
	mul.wide.s32 	%rd277, %r608, 2;
	add.s64 	%rd245, %rd92, %rd277;
	mul.wide.s32 	%rd278, %r609, 2;
	add.s64 	%rd246, %rd92, %rd278;
	mul.wide.s32 	%rd279, %r610, 2;
	add.s64 	%rd247, %rd92, %rd279;
	mul.wide.s32 	%rd280, %r611, 2;
	add.s64 	%rd248, %rd92, %rd280;
	mul.wide.s32 	%rd281, %r612, 2;
	add.s64 	%rd249, %rd92, %rd281;
	mul.wide.s32 	%rd282, %r613, 2;
	add.s64 	%rd250, %rd92, %rd282;
	.loc	1 88 67                         // triton_spconv.py:88:67
	setp.lt.s32 	%p169, %r517, %r104;
	setp.lt.s32 	%p170, %r518, %r104;
	setp.lt.s32 	%p171, %r519, %r104;
	setp.lt.s32 	%p172, %r520, %r104;
	setp.lt.s32 	%p173, %r521, %r104;
	setp.lt.s32 	%p174, %r522, %r104;
	setp.lt.s32 	%p175, %r523, %r104;
	setp.lt.s32 	%p176, %r524, %r104;
	setp.lt.s32 	%p177, %r525, %r104;
	setp.lt.s32 	%p178, %r526, %r104;
	setp.lt.s32 	%p179, %r527, %r104;
	setp.lt.s32 	%p180, %r528, %r104;
	setp.lt.s32 	%p181, %r529, %r104;
	setp.lt.s32 	%p182, %r530, %r104;
	setp.lt.s32 	%p183, %r531, %r104;
	setp.lt.s32 	%p184, %r532, %r104;
	setp.lt.s32 	%p185, %r533, %r104;
	setp.lt.s32 	%p186, %r534, %r104;
	setp.lt.s32 	%p187, %r535, %r104;
	setp.lt.s32 	%p188, %r536, %r104;
	setp.lt.s32 	%p189, %r537, %r104;
	setp.lt.s32 	%p190, %r538, %r104;
	setp.lt.s32 	%p191, %r539, %r104;
	setp.lt.s32 	%p192, %r540, %r104;
	setp.lt.s32 	%p193, %r541, %r104;
	setp.lt.s32 	%p194, %r542, %r104;
	setp.lt.s32 	%p195, %r543, %r104;
	setp.lt.s32 	%p196, %r544, %r104;
	setp.lt.s32 	%p197, %r545, %r104;
	setp.lt.s32 	%p198, %r546, %r104;
	setp.lt.s32 	%p199, %r547, %r104;
	setp.lt.s32 	%p200, %r548, %r104;
	.loc	1 89 62                         // triton_spconv.py:89:62
	setp.lt.s32 	%p201, %r670, %r106;
	.loc	1 89 8                          // triton_spconv.py:89:8
	and.pred  	%p137, %p169, %p201;
	and.pred  	%p138, %p170, %p201;
	and.pred  	%p139, %p171, %p201;
	and.pred  	%p140, %p172, %p201;
	and.pred  	%p141, %p173, %p201;
	and.pred  	%p142, %p174, %p201;
	and.pred  	%p143, %p175, %p201;
	and.pred  	%p144, %p176, %p201;
	and.pred  	%p145, %p177, %p201;
	and.pred  	%p146, %p178, %p201;
	and.pred  	%p147, %p179, %p201;
	and.pred  	%p148, %p180, %p201;
	and.pred  	%p149, %p181, %p201;
	and.pred  	%p150, %p182, %p201;
	and.pred  	%p151, %p183, %p201;
	and.pred  	%p152, %p184, %p201;
	and.pred  	%p153, %p185, %p201;
	and.pred  	%p154, %p186, %p201;
	and.pred  	%p155, %p187, %p201;
	and.pred  	%p156, %p188, %p201;
	and.pred  	%p157, %p189, %p201;
	and.pred  	%p158, %p190, %p201;
	and.pred  	%p159, %p191, %p201;
	and.pred  	%p160, %p192, %p201;
	and.pred  	%p161, %p193, %p201;
	and.pred  	%p162, %p194, %p201;
	and.pred  	%p163, %p195, %p201;
	and.pred  	%p164, %p196, %p201;
	and.pred  	%p165, %p197, %p201;
	and.pred  	%p166, %p198, %p201;
	and.pred  	%p167, %p199, %p201;
	and.pred  	%p168, %p200, %p201;
	.loc	1 92 56                         // triton_spconv.py:92:56
	bar.sync 	0;
	shl.b32 	%r614, %r3, 7;
	and.b32  	%r615, %r614, 384;
	bfe.u32 	%r616, %r3, 2, 2;
	shr.u32 	%r617, %r5, 2;
	or.b32  	%r618, %r617, %r669;
	or.b32  	%r619, %r618, %r616;
	or.b32  	%r620, %r619, %r615;
	shl.b32 	%r621, %r3, 6;
	and.b32  	%r622, %r621, 1984;
	or.b32  	%r623, %r516, %r622;
	shr.u32 	%r624, %r615, 5;
	add.s32 	%r626, %r667, %r624;
	shl.b32 	%r627, %r620, 1;
	add.s32 	%r482, %r626, %r627;
	mov.pred 	%p105, -1;
	// begin inline asm
	@%p105 st.shared.b16 [ %r482 + 0 ], %rs410;
	// end inline asm
	or.b32  	%r628, %r620, 64;
	shr.u32 	%r629, %r628, 5;
	and.b32  	%r630, %r629, 33554430;
	add.s32 	%r631, %r667, %r630;
	add.s32 	%r632, %r631, %r627;
	add.s32 	%r483, %r632, 128;
	// begin inline asm
	@%p105 st.shared.b16 [ %r483 + 0 ], %rs411;
	// end inline asm
	add.s32 	%r484, %r482, 16;
	// begin inline asm
	@%p105 st.shared.b16 [ %r484 + 0 ], %rs412;
	// end inline asm
	add.s32 	%r485, %r632, 144;
	// begin inline asm
	@%p105 st.shared.b16 [ %r485 + 0 ], %rs413;
	// end inline asm
	or.b32  	%r633, %r620, 512;
	shr.u32 	%r634, %r633, 5;
	and.b32  	%r635, %r634, 33554430;
	add.s32 	%r636, %r667, %r635;
	add.s32 	%r637, %r636, %r627;
	add.s32 	%r486, %r637, 1024;
	// begin inline asm
	@%p105 st.shared.b16 [ %r486 + 0 ], %rs414;
	// end inline asm
	or.b32  	%r638, %r620, 576;
	shr.u32 	%r639, %r638, 5;
	and.b32  	%r640, %r639, 33554430;
	add.s32 	%r641, %r667, %r640;
	add.s32 	%r642, %r641, %r627;
	add.s32 	%r487, %r642, 1152;
	// begin inline asm
	@%p105 st.shared.b16 [ %r487 + 0 ], %rs415;
	// end inline asm
	add.s32 	%r488, %r637, 1040;
	// begin inline asm
	@%p105 st.shared.b16 [ %r488 + 0 ], %rs416;
	// end inline asm
	add.s32 	%r489, %r642, 1168;
	// begin inline asm
	@%p105 st.shared.b16 [ %r489 + 0 ], %rs417;
	// end inline asm
	or.b32  	%r643, %r620, 1024;
	shr.u32 	%r644, %r643, 5;
	and.b32  	%r645, %r644, 33554430;
	add.s32 	%r646, %r667, %r645;
	add.s32 	%r647, %r646, %r627;
	add.s32 	%r490, %r647, 2048;
	// begin inline asm
	@%p105 st.shared.b16 [ %r490 + 0 ], %rs418;
	// end inline asm
	or.b32  	%r648, %r620, 1088;
	shr.u32 	%r649, %r648, 5;
	and.b32  	%r650, %r649, 33554430;
	add.s32 	%r651, %r667, %r650;
	add.s32 	%r652, %r651, %r627;
	add.s32 	%r491, %r652, 2176;
	// begin inline asm
	@%p105 st.shared.b16 [ %r491 + 0 ], %rs419;
	// end inline asm
	add.s32 	%r492, %r647, 2064;
	// begin inline asm
	@%p105 st.shared.b16 [ %r492 + 0 ], %rs420;
	// end inline asm
	add.s32 	%r493, %r652, 2192;
	// begin inline asm
	@%p105 st.shared.b16 [ %r493 + 0 ], %rs421;
	// end inline asm
	or.b32  	%r653, %r620, 1536;
	shr.u32 	%r654, %r653, 5;
	and.b32  	%r655, %r654, 33554430;
	add.s32 	%r656, %r667, %r655;
	add.s32 	%r657, %r656, %r627;
	add.s32 	%r494, %r657, 3072;
	// begin inline asm
	@%p105 st.shared.b16 [ %r494 + 0 ], %rs422;
	// end inline asm
	or.b32  	%r658, %r620, 1600;
	shr.u32 	%r659, %r658, 5;
	and.b32  	%r660, %r659, 33554430;
	add.s32 	%r661, %r667, %r660;
	add.s32 	%r662, %r661, %r627;
	add.s32 	%r495, %r662, 3200;
	// begin inline asm
	@%p105 st.shared.b16 [ %r495 + 0 ], %rs423;
	// end inline asm
	add.s32 	%r496, %r657, 3088;
	// begin inline asm
	@%p105 st.shared.b16 [ %r496 + 0 ], %rs424;
	// end inline asm
	add.s32 	%r497, %r662, 3216;
	// begin inline asm
	@%p105 st.shared.b16 [ %r497 + 0 ], %rs425;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r663, %r622, 5;
	add.s32 	%r664, %r667, %r663;
	shl.b32 	%r665, %r623, 1;
	add.s32 	%r666, %r664, %r665;
	ld.shared.u16 	%rs314, [%r666];
	ld.shared.u16 	%rs315, [%r666+8];
	ld.shared.u16 	%rs316, [%r666+16];
	ld.shared.u16 	%rs317, [%r666+24];
	ld.shared.u16 	%rs318, [%r666+32];
	ld.shared.u16 	%rs319, [%r666+40];
	ld.shared.u16 	%rs320, [%r666+48];
	ld.shared.u16 	%rs321, [%r666+56];
	ld.shared.u16 	%rs322, [%r666+64];
	ld.shared.u16 	%rs323, [%r666+72];
	ld.shared.u16 	%rs324, [%r666+80];
	ld.shared.u16 	%rs325, [%r666+88];
	ld.shared.u16 	%rs326, [%r666+96];
	ld.shared.u16 	%rs327, [%r666+104];
	ld.shared.u16 	%rs328, [%r666+112];
	ld.shared.u16 	%rs329, [%r666+120];
	bar.sync 	0;
	// begin inline asm
	@%p105 st.shared.b16 [ %r482 + 0 ], %rs426;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r483 + 0 ], %rs427;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r484 + 0 ], %rs428;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r485 + 0 ], %rs429;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r486 + 0 ], %rs430;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r487 + 0 ], %rs431;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r488 + 0 ], %rs432;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r489 + 0 ], %rs433;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r490 + 0 ], %rs434;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r491 + 0 ], %rs435;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r492 + 0 ], %rs436;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r493 + 0 ], %rs437;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r494 + 0 ], %rs438;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r495 + 0 ], %rs439;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r496 + 0 ], %rs440;
	// end inline asm
	// begin inline asm
	@%p105 st.shared.b16 [ %r497 + 0 ], %rs441;
	// end inline asm
	bar.sync 	0;
	ld.shared.u16 	%rs330, [%r666];
	ld.shared.u16 	%rs331, [%r666+8];
	ld.shared.u16 	%rs332, [%r666+16];
	ld.shared.u16 	%rs333, [%r666+24];
	ld.shared.u16 	%rs334, [%r666+32];
	ld.shared.u16 	%rs335, [%r666+40];
	ld.shared.u16 	%rs336, [%r666+48];
	ld.shared.u16 	%rs337, [%r666+56];
	ld.shared.u16 	%rs338, [%r666+64];
	ld.shared.u16 	%rs339, [%r666+72];
	ld.shared.u16 	%rs340, [%r666+80];
	ld.shared.u16 	%rs341, [%r666+88];
	ld.shared.u16 	%rs342, [%r666+96];
	ld.shared.u16 	%rs343, [%r666+104];
	ld.shared.u16 	%rs344, [%r666+112];
	ld.shared.u16 	%rs345, [%r666+120];
	// begin inline asm
	@%p137 st.global.b16 [ %rd219 + 0 ], { %rs314 };
	// end inline asm
	// begin inline asm
	@%p138 st.global.b16 [ %rd220 + 0 ], { %rs315 };
	// end inline asm
	// begin inline asm
	@%p139 st.global.b16 [ %rd221 + 0 ], { %rs316 };
	// end inline asm
	// begin inline asm
	@%p140 st.global.b16 [ %rd222 + 0 ], { %rs317 };
	// end inline asm
	// begin inline asm
	@%p141 st.global.b16 [ %rd223 + 0 ], { %rs318 };
	// end inline asm
	// begin inline asm
	@%p142 st.global.b16 [ %rd224 + 0 ], { %rs319 };
	// end inline asm
	// begin inline asm
	@%p143 st.global.b16 [ %rd225 + 0 ], { %rs320 };
	// end inline asm
	// begin inline asm
	@%p144 st.global.b16 [ %rd226 + 0 ], { %rs321 };
	// end inline asm
	// begin inline asm
	@%p145 st.global.b16 [ %rd227 + 0 ], { %rs322 };
	// end inline asm
	// begin inline asm
	@%p146 st.global.b16 [ %rd228 + 0 ], { %rs323 };
	// end inline asm
	// begin inline asm
	@%p147 st.global.b16 [ %rd229 + 0 ], { %rs324 };
	// end inline asm
	// begin inline asm
	@%p148 st.global.b16 [ %rd230 + 0 ], { %rs325 };
	// end inline asm
	// begin inline asm
	@%p149 st.global.b16 [ %rd231 + 0 ], { %rs326 };
	// end inline asm
	// begin inline asm
	@%p150 st.global.b16 [ %rd232 + 0 ], { %rs327 };
	// end inline asm
	// begin inline asm
	@%p151 st.global.b16 [ %rd233 + 0 ], { %rs328 };
	// end inline asm
	// begin inline asm
	@%p152 st.global.b16 [ %rd234 + 0 ], { %rs329 };
	// end inline asm
	// begin inline asm
	@%p153 st.global.b16 [ %rd235 + 0 ], { %rs330 };
	// end inline asm
	// begin inline asm
	@%p154 st.global.b16 [ %rd236 + 0 ], { %rs331 };
	// end inline asm
	// begin inline asm
	@%p155 st.global.b16 [ %rd237 + 0 ], { %rs332 };
	// end inline asm
	// begin inline asm
	@%p156 st.global.b16 [ %rd238 + 0 ], { %rs333 };
	// end inline asm
	// begin inline asm
	@%p157 st.global.b16 [ %rd239 + 0 ], { %rs334 };
	// end inline asm
	// begin inline asm
	@%p158 st.global.b16 [ %rd240 + 0 ], { %rs335 };
	// end inline asm
	// begin inline asm
	@%p159 st.global.b16 [ %rd241 + 0 ], { %rs336 };
	// end inline asm
	// begin inline asm
	@%p160 st.global.b16 [ %rd242 + 0 ], { %rs337 };
	// end inline asm
	// begin inline asm
	@%p161 st.global.b16 [ %rd243 + 0 ], { %rs338 };
	// end inline asm
	// begin inline asm
	@%p162 st.global.b16 [ %rd244 + 0 ], { %rs339 };
	// end inline asm
	// begin inline asm
	@%p163 st.global.b16 [ %rd245 + 0 ], { %rs340 };
	// end inline asm
	// begin inline asm
	@%p164 st.global.b16 [ %rd246 + 0 ], { %rs341 };
	// end inline asm
	// begin inline asm
	@%p165 st.global.b16 [ %rd247 + 0 ], { %rs342 };
	// end inline asm
	// begin inline asm
	@%p166 st.global.b16 [ %rd248 + 0 ], { %rs343 };
	// end inline asm
	// begin inline asm
	@%p167 st.global.b16 [ %rd249 + 0 ], { %rs344 };
	// end inline asm
	// begin inline asm
	@%p168 st.global.b16 [ %rd250 + 0 ], { %rs345 };
	// end inline asm
	.loc	1 92 4                          // triton_spconv.py:92:4
	ret;
$L__tmp7:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/home/waabi-user/sparse-conv/triton_spconv.py"
	.file	2 "/home/waabi-user/.local/lib/python3.10/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 163                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x9c DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 115
.b8 112
.b8 99
.b8 111
.b8 110
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 119
.b8 97
.b8 97
.b8 98
.b8 105
.b8 45
.b8 117
.b8 115
.b8 101
.b8 114
.b8 47
.b8 115
.b8 112
.b8 97
.b8 114
.b8 115
.b8 101
.b8 45
.b8 99
.b8 111
.b8 110
.b8 118
.b8 0
.b8 2                                   // Abbrev [2] 0x47:0x19 DW_TAG_subprogram
.b8 105                                 // DW_AT_name
.b8 109
.b8 112
.b8 108
.b8 105
.b8 99
.b8 105
.b8 116
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 51
.b8 100
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x60:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 71                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x75:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 48                                  // DW_AT_call_line
.b8 30                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x8d:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp6                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 62                                  // DW_AT_call_line
.b8 50                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
