

================================================================
== Vivado HLS Report for 'pooling2d_large_cl_nopad_pad_me'
================================================================
* Date:           Fri Aug  5 17:06:47 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.958 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   132497|   327185| 0.662 ms | 1.636 ms |  132497|  327185|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+
        |- Loop 1         |   132496|   327184| 784 ~ 1936 |          -|          -|   169|    no    |
        | + Loop 1.1      |       64|       64|           1|          -|          -|    64|    no    |
        | + Loop 1.2      |     1152|     1152|          18|          -|          -|    64|    no    |
        |  ++ Loop 1.2.1  |        8|        8|           2|          -|          -|     4|    no    |
        |  ++ Loop 1.2.2  |        6|        6|           2|          -|          -|     3|    no    |
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 11 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 5 
10 --> 9 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmpdata_V = alloca [64 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:481]   --->   Operation 14 'alloca' 'tmpdata_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pool_V = alloca [4 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:503]   --->   Operation 15 'alloca' 'pool_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pool_V_addr = getelementptr [4 x i16]* %pool_V, i64 0, i64 0" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 16 'getelementptr' 'pool_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.83ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_ih_0 = phi i8 [ %i_ih, %11 ], [ 0, %codeRepl ]"   --->   Operation 18 'phi' 'i_ih_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.78ns)   --->   "%icmp_ln484 = icmp eq i8 %i_ih_0, -87" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 19 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.28ns)   --->   "%i_ih = add i8 %i_ih_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 21 'add' 'i_ih' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %12, label %.preheader55.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.83ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 23 'br' <Predicate = (!icmp_ln484)> <Delay = 0.83>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:542]   --->   Operation 24 'ret' <Predicate = (icmp_ln484)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i0_0 = phi i7 [ %i0, %0 ], [ 0, %.preheader55.preheader ]"   --->   Operation 25 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.81ns)   --->   "%icmp_ln489 = icmp eq i7 %i0_0, -64" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 26 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 27 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.20ns)   --->   "%i0 = add i7 %i0_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 28 'add' 'i0' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln489, label %1, label %0" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "%tmp_V_12 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 30 'read' 'tmp_V_12' <Predicate = (!icmp_ln489)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i7 %i0_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 31 'zext' 'zext_ln492' <Predicate = (!icmp_ln489)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmpdata_V_addr = getelementptr [64 x i16]* %tmpdata_V, i64 0, i64 %zext_ln492" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 32 'getelementptr' 'tmpdata_V_addr' <Predicate = (!icmp_ln489)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.77ns)   --->   "store i16 %tmp_V_12, i16* %tmpdata_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 33 'store' <Predicate = (!icmp_ln489)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 34 'br' <Predicate = (!icmp_ln489)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>"([64 x i16]* %tmpdata_V, [256 x i16]* @layer_in_V_6)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 35 'call' <Predicate = (icmp_ln489)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>"([64 x i16]* %tmpdata_V, [256 x i16]* @layer_in_V_6)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sX_1_load = load i32* @sX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 37 'load' 'sX_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.14ns)   --->   "%icmp_ln498 = icmp eq i32 %sX_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 38 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sY_1_load = load i32* @sY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 39 'load' 'sY_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.14ns)   --->   "%icmp_ln498_4 = icmp eq i32 %sY_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 40 'icmp' 'icmp_ln498_4' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%pY_1_load = load i32* @pY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 41 'load' 'pY_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.14ns)   --->   "%icmp_ln498_5 = icmp sgt i32 %pY_1_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 42 'icmp' 'icmp_ln498_5' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%pX_1_load = load i32* @pX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 43 'load' 'pX_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.14ns)   --->   "%icmp_ln498_6 = icmp sgt i32 %pX_1_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 44 'icmp' 'icmp_ln498_6' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_4)   --->   "%and_ln498 = and i1 %icmp_ln498, %icmp_ln498_4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 45 'and' 'and_ln498' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_4)   --->   "%and_ln498_3 = and i1 %icmp_ln498_5, %icmp_ln498_6" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 46 'and' 'and_ln498_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln498_4 = and i1 %and_ln498_3, %and_ln498" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 47 'and' 'and_ln498_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %and_ln498_4, label %.preheader54.preheader, label %.loopexit" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.83ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 49 'br' <Predicate = (and_ln498_4)> <Delay = 0.83>

State 5 <SV = 4> <Delay = 2.76>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i1, %5 ], [ 0, %.preheader54.preheader ]"   --->   Operation 50 'phi' 'i1_0' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i7 %i1_0 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 51 'zext' 'zext_ln500' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.81ns)   --->   "%icmp_ln500 = icmp eq i7 %i1_0, -64" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 52 'icmp' 'icmp_ln500' <Predicate = (and_ln498_4)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 53 'speclooptripcount' 'empty_51' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.20ns)   --->   "%i1 = add i7 %i1_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 54 'add' 'i1' <Predicate = (and_ln498_4)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %.loopexit.loopexit, label %.preheader.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 55 'br' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.83ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 56 'br' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.83>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (and_ln498_4 & icmp_ln500)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.14ns)   --->   "%icmp_ln522 = icmp eq i32 %pX_1_load, 12" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 58 'icmp' 'icmp_ln522' <Predicate = (icmp_ln500) | (!and_ln498_4)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln522, label %6, label %10" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 59 'br' <Predicate = (icmp_ln500) | (!and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.48ns)   --->   "%add_ln535 = add nsw i32 %pX_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 60 'add' 'add_ln535' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.83ns)   --->   "store i32 %add_ln535, i32* @pX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 61 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 62 [1/1] (1.48ns)   --->   "%add_ln537 = add i32 %sX_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 62 'add' 'add_ln537' <Predicate = (icmp_ln500 & !icmp_ln522 & !icmp_ln498) | (!and_ln498_4 & !icmp_ln522 & !icmp_ln498)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.44ns)   --->   "%select_ln537 = select i1 %icmp_ln498, i32 0, i32 %add_ln537" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 63 'select' 'select_ln537' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.83ns)   --->   "store i32 %select_ln537, i32* @sX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 64 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 65 'br' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.83ns)   --->   "store i32 0, i32* @pX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:524]   --->   Operation 66 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 67 [1/1] (0.83ns)   --->   "store i32 0, i32* @sX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:525]   --->   Operation 67 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 68 [1/1] (1.14ns)   --->   "%icmp_ln526 = icmp eq i32 %pY_1_load, 12" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 68 'icmp' 'icmp_ln526' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln526, label %7, label %8" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 69 'br' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.48ns)   --->   "%add_ln530 = add nsw i32 %pY_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 70 'add' 'add_ln530' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.83ns)   --->   "store i32 %add_ln530, i32* @pY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 71 'store' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 0.83>
ST_5 : Operation 72 [1/1] (1.48ns)   --->   "%add_ln532 = add i32 %sY_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 72 'add' 'add_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_4) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_4)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.44ns)   --->   "%select_ln532 = select i1 %icmp_ln498_4, i32 0, i32 %add_ln532" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 73 'select' 'select_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.83ns)   --->   "br label %9"   --->   Operation 74 'br' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 0.83>
ST_5 : Operation 75 [1/1] (0.83ns)   --->   "store i32 0, i32* @pY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:527]   --->   Operation 75 'store' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_4 & icmp_ln522 & icmp_ln526)> <Delay = 0.83>
ST_5 : Operation 76 [1/1] (0.83ns)   --->   "br label %9" [firmware/nnet_utils/nnet_pooling_stream.h:529]   --->   Operation 76 'br' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_4 & icmp_ln522 & icmp_ln526)> <Delay = 0.83>

State 6 <SV = 5> <Delay = 3.05>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 77 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.72ns)   --->   "%icmp_ln506 = icmp eq i3 %i2_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 78 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 79 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.83ns)   --->   "%i2 = add i3 %i2_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 80 'add' 'i2' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln506, label %3, label %2" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i3 %i2_0 to i2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 82 'trunc' 'trunc_ln508' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln508, i6 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.28ns)   --->   "%add_ln508 = add i8 %zext_ln500, %shl_ln" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 84 'add' 'add_ln508' <Predicate = (!icmp_ln506)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln508_2 = zext i8 %add_ln508 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 85 'zext' 'zext_ln508_2' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%layer_in_V_6_addr = getelementptr [256 x i16]* @layer_in_V_6, i64 0, i64 %zext_ln508_2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 86 'getelementptr' 'layer_in_V_6_addr' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (1.77ns)   --->   "%layer_in_V_6_load = load i16* %layer_in_V_6_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 87 'load' 'layer_in_V_6_load' <Predicate = (!icmp_ln506)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_6 : Operation 88 [2/2] (0.69ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 88 'load' 'pool_res_V' <Predicate = (icmp_ln506)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 2.46>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i3 %i2_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 89 'zext' 'zext_ln508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (1.77ns)   --->   "%layer_in_V_6_load = load i16* %layer_in_V_6_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 90 'load' 'layer_in_V_6_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%pool_V_addr_3 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln508" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 91 'getelementptr' 'pool_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.69ns)   --->   "store i16 %layer_in_V_6_load, i16* %pool_V_addr_3, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 92 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.83>
ST_8 : Operation 94 [1/2] (0.69ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 94 'load' 'pool_res_V' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_8 : Operation 95 [1/1] (0.83ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.83>

State 9 <SV = 7> <Delay = 2.18>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ %pool_res_V, %3 ], [ %pool_res_V_2, %._crit_edge66 ]"   --->   Operation 96 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 1, %3 ], [ %i, %._crit_edge66 ]"   --->   Operation 97 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.72ns)   --->   "%icmp_ln512 = icmp eq i3 %i_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 98 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 99 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln512, label %5, label %._crit_edge66" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %i_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 101 'zext' 'zext_ln513' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%pool_V_addr_4 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln513" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 102 'getelementptr' 'pool_V_addr_4' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (0.69ns)   --->   "%pool_V_load = load i16* %pool_V_addr_4, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 103 'load' 'pool_V_load' <Predicate = (!icmp_ln512)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_9 : Operation 104 [1/1] (0.83ns)   --->   "%i = add i3 %i_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 104 'add' 'i' <Predicate = (!icmp_ln512)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_pooling_stream.h:516]   --->   Operation 105 'write' <Predicate = (icmp_ln512)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 106 'br' <Predicate = (icmp_ln512)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.20>
ST_10 : Operation 107 [1/2] (0.69ns)   --->   "%pool_V_load = load i16* %pool_V_addr_4, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 107 'load' 'pool_V_load' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_10 : Operation 108 [1/1] (1.09ns)   --->   "%icmp_ln1494 = icmp sgt i16 %pool_V_load, %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 108 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.41ns)   --->   "%pool_res_V_2 = select i1 %icmp_ln1494, i16 %pool_V_load, i16 %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 109 'select' 'pool_res_V_2' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln532, %8 ], [ 0, %7 ]" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 111 'phi' 'storemerge' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:528]   --->   Operation 112 'store' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br label %11" [firmware/nnet_utils/nnet_pooling_stream.h:534]   --->   Operation 113 'br' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_ih') with incoming values : ('i_ih', firmware/nnet_utils/nnet_pooling_stream.h:484) [82]  (0.835 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'phi' operation ('i_ih') with incoming values : ('i_ih', firmware/nnet_utils/nnet_pooling_stream.h:484) [82]  (0 ns)
	'add' operation ('i_ih', firmware/nnet_utils/nnet_pooling_stream.h:484) [85]  (1.28 ns)

 <State 3>: 3.96ns
The critical path consists of the following:
	fifo read on port 'data_V_V' (firmware/nnet_utils/nnet_pooling_stream.h:491) [96]  (2.19 ns)
	'store' operation ('store_ln492', firmware/nnet_utils/nnet_pooling_stream.h:492) of variable 'tmp.V', firmware/nnet_utils/nnet_pooling_stream.h:491 on array 'tmpdata.V', firmware/nnet_utils/nnet_pooling_stream.h:481 [99]  (1.77 ns)

 <State 4>: 1.48ns
The critical path consists of the following:
	'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:498) on static variable 'sX_1' [103]  (0 ns)
	'icmp' operation ('icmp_ln498', firmware/nnet_utils/nnet_pooling_stream.h:498) [104]  (1.14 ns)
	'and' operation ('and_ln498', firmware/nnet_utils/nnet_pooling_stream.h:498) [111]  (0 ns)
	'and' operation ('and_ln498_4', firmware/nnet_utils/nnet_pooling_stream.h:498) [113]  (0.337 ns)

 <State 5>: 2.76ns
The critical path consists of the following:
	'add' operation ('add_ln537', firmware/nnet_utils/nnet_pooling_stream.h:537) [171]  (1.49 ns)
	'select' operation ('select_ln537', firmware/nnet_utils/nnet_pooling_stream.h:537) [172]  (0.44 ns)
	'store' operation ('store_ln537', firmware/nnet_utils/nnet_pooling_stream.h:537) of variable 'select_ln537', firmware/nnet_utils/nnet_pooling_stream.h:537 on static variable 'sX_1' [173]  (0.835 ns)

 <State 6>: 3.06ns
The critical path consists of the following:
	'phi' operation ('i2') with incoming values : ('i2', firmware/nnet_utils/nnet_pooling_stream.h:506) [127]  (0 ns)
	'add' operation ('add_ln508', firmware/nnet_utils/nnet_pooling_stream.h:508) [136]  (1.28 ns)
	'getelementptr' operation ('layer_in_V_6_addr', firmware/nnet_utils/nnet_pooling_stream.h:508) [138]  (0 ns)
	'load' operation ('layer_in_V_6_load', firmware/nnet_utils/nnet_pooling_stream.h:508) on array 'layer_in_V_6' [139]  (1.77 ns)

 <State 7>: 2.47ns
The critical path consists of the following:
	'load' operation ('layer_in_V_6_load', firmware/nnet_utils/nnet_pooling_stream.h:508) on array 'layer_in_V_6' [139]  (1.77 ns)
	'store' operation ('store_ln508', firmware/nnet_utils/nnet_pooling_stream.h:508) of variable 'layer_in_V_6_load', firmware/nnet_utils/nnet_pooling_stream.h:508 on array 'pool.V', firmware/nnet_utils/nnet_pooling_stream.h:503 [141]  (0.698 ns)

 <State 8>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('pool_res.V') with incoming values : ('pool_res.V', firmware/nnet_utils/nnet_pooling_stream.h:511) ('pool_res.V', firmware/nnet_utils/nnet_pooling_stream.h:513) [147]  (0.835 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	'phi' operation ('pool_res.V') with incoming values : ('pool_res.V', firmware/nnet_utils/nnet_pooling_stream.h:511) ('pool_res.V', firmware/nnet_utils/nnet_pooling_stream.h:513) [147]  (0 ns)
	fifo write on port 'res_V_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) [161]  (2.19 ns)

 <State 10>: 2.21ns
The critical path consists of the following:
	'load' operation ('pool_V_load', firmware/nnet_utils/nnet_pooling_stream.h:513) on array 'pool.V', firmware/nnet_utils/nnet_pooling_stream.h:503 [155]  (0.698 ns)
	'icmp' operation ('icmp_ln1494', firmware/nnet_utils/nnet_pooling_stream.h:513) [156]  (1.1 ns)
	'select' operation ('pool_res.V', firmware/nnet_utils/nnet_pooling_stream.h:513) [157]  (0.411 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
