{"vcs1":{"timestamp_begin":1709900006.686392606, "rt":0.60, "ut":0.03, "st":0.01}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709900006.467489867}
{"VCS_COMP_START_TIME": 1709900006.467489867}
{"VCS_COMP_END_TIME": 1709900008.131067582}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv SME_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+SME.fsdb -v /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays -l run_gate.log"}
