
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185769                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382552                       # Number of bytes of host memory used
host_op_rate                                   219035                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37993.34                       # Real time elapsed on the host
host_tick_rate                               53217899                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7057992766                       # Number of instructions simulated
sim_ops                                    8321882355                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925967074                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   349                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10259252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20518499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.124265                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       411613951                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    892402189                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1802276                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    797900142                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     23409644                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     23412759                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3115                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1024388978                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        86171269                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1737529197                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1636846275                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1444614                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         1008888566                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     369881369                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     51438669                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     31322373                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   5057992765                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5978481632                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4844141192                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.234168                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.397088                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3333599461     68.82%     68.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    392723630      8.11%     76.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    304326376      6.28%     83.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     90303224      1.86%     85.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    191825005      3.96%     89.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     46472533      0.96%     89.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     57585217      1.19%     91.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     57424377      1.19%     92.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    369881369      7.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4844141192                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     85918232                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        5393835289                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1200511406                       # Number of loads committed
system.switch_cpus.commit.membars            57153107                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3592818908     60.10%     60.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    211484552      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       357198      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1200511406     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    973309568     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5978481632                       # Class of committed instruction
system.switch_cpus.commit.refs             2173820974                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         192006194                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          5057992765                       # Number of Instructions Simulated
system.switch_cpus.committedOps            5978481632                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.958630                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.958630                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3688484284                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred        536265                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    410507448                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     6028011099                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        265134189                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         677121052                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1507919                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts         57459                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     216495289                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1024388978                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         600260143                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4245140837                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        205665                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             5130554924                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3731162                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.211269                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    601736297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    521194864                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.058121                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4848742739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.249449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.574082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3656921876     75.42%     75.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        214891954      4.43%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         88760066      1.83%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        104268672      2.15%     83.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         92094068      1.90%     85.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         64896713      1.34%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        148364767      3.06%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         58366912      1.20%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        420177711      8.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4848742739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1989558                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       1011210170                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.260073                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2294830775                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          974905436                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3094063                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1206571353                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     51618326                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       192283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    978118005                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   6009786982                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1319925339                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1512119                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    6109768361                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3166937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     604241978                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1507919                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     607419788                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    202292109                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3260                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        98752                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    116712156                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      6059924                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4808404                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        98752                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       919517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1070041                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        5756790950                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            5991890428                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.584078                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3362416712                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.235762                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             5992113876                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       7475910935                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4258804057                       # number of integer regfile writes
system.switch_cpus.ipc                       1.043155                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.043155                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3604040186     58.97%     58.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    211590872      3.46%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       357550      0.01%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1319969484     21.60%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    975322384     15.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     6111280480                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           143356710                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023458                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12793214      8.92%      8.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       11448743      7.99%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       60597114     42.27%     59.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      58517639     40.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     5942850829                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  16619755482                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5799757236                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   5848385765                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         5958168655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        6111280480                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     51618327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     31305231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        27436                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       179658                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     27388907                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4848742739                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.260385                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.021032                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2948820165     60.82%     60.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    522029603     10.77%     71.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    339064618      6.99%     78.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    283844107      5.85%     84.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    239413071      4.94%     89.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    215847879      4.45%     93.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    145973082      3.01%     96.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     83142563      1.71%     98.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     70607651      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4848742739                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.260384                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      311786361                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    594932363                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    192133192                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    192804904                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    108630985                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     62166088                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1206571353                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    978118005                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7334213119                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      205753280                       # number of misc regfile writes
system.switch_cpus.numCycles               4848743326                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       675321300                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    6047276418                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      172073384                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        354179173                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      330305706                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       7919154                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    9693386127                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     6022291161                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   6093553245                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         794526593                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      962253354                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1507919                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1549833434                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         46276724                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   7394821458                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1473374314                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     63229638                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1241429957                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     51618676                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    128325477                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          10484059291                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         12024390119                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        128146207                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        64168729                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11291419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10877759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22582839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10877760                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10258202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8150620                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2108632                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1045                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1045                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10258202                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     15515963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     15261783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30777746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30777746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1183028864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1173434112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2356462976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2356462976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10259247                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10259247    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10259247                       # Request fanout histogram
system.membus.reqLayer0.occupancy         47398050874                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         47287771935                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        95905918013                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11290374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17322244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13048590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1045                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11290341                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33874156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33874258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2619265024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2619273728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19079449                       # Total snoops (count)
system.tol2bus.snoopTraffic                1043279488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30370869                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358164                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479461                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19493108     64.18%     64.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10877760     35.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30370869                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24715367739                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23542537725                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    662012032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         662014080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    521014784                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      521014784                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5171969                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5171985                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      4070428                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           4070428                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    327416554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            327417567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     257682424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           257682424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     257682424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    327416554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           585099990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   8140856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10209188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000155455902                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       463330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       463330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           19695617                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           7690490                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5171985                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   4070428                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10343970                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 8140856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                134750                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1262030                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           603506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           991624                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          1800992                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          2027899                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1419105                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1396                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           22324                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          113016                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          717088                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1250220                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           725546                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           603446                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           781366                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3          1462248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1763624                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1239006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1396                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           22324                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          113016                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          714406                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          714459                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.17                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                154485169369                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               51046100000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           345908044369                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15131.93                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33881.93                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 8413838                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                7417917                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.41                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               91.12                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10343970                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             8140856                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5106103                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5099266                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1924                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1922                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                346539                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                349006                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                446774                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                447215                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                462035                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                461540                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                463501                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                463642                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                474647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                485569                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                479933                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                473093                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                468000                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                463688                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                463330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                463330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                463330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                463330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2331                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2518301                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   466.347557                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   366.936906                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   303.161149                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        19638      0.78%      0.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       555676     22.07%     22.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       452602     17.97%     40.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       454457     18.05%     58.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       247871      9.84%     68.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       191817      7.62%     76.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       162888      6.47%     82.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023       112724      4.48%     87.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       320628     12.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2518301                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       463330                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.034429                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.205251                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.007789                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11         5721      1.23%      1.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13        25918      5.59%      6.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        24195      5.22%     12.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        37316      8.05%     20.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        63572     13.72%     33.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        31002      6.69%     40.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        90010     19.43%     59.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        59499     12.84%     72.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        42988      9.28%     82.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        29464      6.36%     88.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        15348      3.31%     91.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33        15448      3.33%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         8422      1.82%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         6104      1.32%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         5605      1.21%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         2534      0.55%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43          121      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::46-47           56      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       463330                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       463330                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.570278                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.542516                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.979303                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          114767     24.77%     24.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1873      0.40%     25.17% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          330363     71.30%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1952      0.42%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           13522      2.92%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             106      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             746      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       463330                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             653390080                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                8624000                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              521013568                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              662014080                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           521014784                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      323.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      257.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   327.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   257.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.54                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.52                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   2.01                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021925712989                       # Total gap between requests
system.mem_ctrls0.avgGap                    218766.00                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    653388032                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    521013568                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1012.895641754744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 323151313.470463395119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 257681822.422992587090                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10343938                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      8140856                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1113152                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 345906931217                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47190510791328                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     34786.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33440.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   5796750.46                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3211100760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1706740530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        15022917000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8172437220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    426846927630                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    416969387040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1031538610740                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       510.176252                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1079125714387                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 875283712687                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         14769575520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          7850211765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        57870913800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       34322731920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    840852133740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     68333549760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1183608217065                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       585.386526                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 170449968079                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1783959458995                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    651167232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         651169536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    522264576                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      522264576                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      5087244                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5087262                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      4080192                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           4080192                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    322052955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            322054094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     258300543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           258300543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     258300543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    322052955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           580354638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   8160384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  10060126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000114704164                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       460454                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       460454                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           19574740                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           7705078                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    5087262                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   4080192                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 10174524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 8160384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                114362                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1263428                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           602808                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          1008556                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          1732649                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          2169863                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1215016                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              700                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          100458                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          716444                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1250220                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           714380                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           591586                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           837172                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          1596192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1853620                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1038096                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          100458                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          714410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          714453                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                146568568832                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               50300810000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           335196606332                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14569.21                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33319.21                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 8203963                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                7423912                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.55                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.98                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             10174524                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             8160384                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                5005783                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5006146                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  24348                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  23878                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                380612                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                384175                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                462333                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                460186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                460475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                460471                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                460546                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                460604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                461296                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                469360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                468957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                461522                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                463125                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                462912                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                460939                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                460454                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                460454                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                460454                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2592653                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   449.776244                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   351.904584                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   298.146195                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        17875      0.69%      0.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       639180     24.65%     25.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       457330     17.64%     42.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       447179     17.25%     60.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       254682      9.82%     70.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       214340      8.27%     78.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       159313      6.14%     84.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       121112      4.67%     89.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       281642     10.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2592653                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       460454                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.848332                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    20.959961                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     6.230089                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7            118      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9           2244      0.49%      0.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11        12793      2.78%      3.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13        17517      3.80%      7.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15        11877      2.58%      9.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        44673      9.70%     19.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        65105     14.14%     33.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        70263     15.26%     48.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        72934     15.84%     64.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        47819     10.39%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        31820      6.91%     81.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        17384      3.78%     85.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        29786      6.47%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         8157      1.77%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         9309      2.02%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          668      0.15%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39        17948      3.90%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41           33      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-49            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       460454                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       460454                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.722437                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.700999                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.859722                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           78432     17.03%     17.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1400      0.30%     17.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          364839     79.23%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1396      0.30%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           14241      3.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               4      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             141      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       460454                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             643850368                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                7319168                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              522263488                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              651169536                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           522264576                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      318.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      258.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   322.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   258.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.51                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021925696726                       # Total gap between requests
system.mem_ctrls1.avgGap                    220554.77                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    643848064                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    522263488                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1139.507596974087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 318433055.653236985207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 258300005.294351011515                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     10174488                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      8160384                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1333284                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 335195273048                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47485818477408                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     37035.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     32944.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5819066.66                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   85.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2965599000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1576253250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        14764277640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7983055620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    443219763810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    403181855040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1033299904920                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       511.047349                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1043476037594                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 910933389480                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         15545950560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8262864885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        57065279040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       34614060120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    825465861540                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     81290396640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1181853513345                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       584.518688                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 204268134549                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1750141292525                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1032173                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1032173                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1032173                       # number of overall hits
system.l2.overall_hits::total                 1032173                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     10259213                       # number of demand (read+write) misses
system.l2.demand_misses::total               10259247                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     10259213                       # number of overall misses
system.l2.overall_misses::total              10259247                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2989473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 863588512722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     863591502195                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2989473                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 863588512722                       # number of overall miss cycles
system.l2.overall_miss_latency::total    863591502195                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     11291386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11291420                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     11291386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11291420                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.908588                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908588                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.908588                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908588                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87925.676471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84176.877186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84176.889609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87925.676471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84176.877186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84176.889609                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8150621                       # number of writebacks
system.l2.writebacks::total                   8150621                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     10259213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10259247                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10259213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10259247                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2697742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 776001275056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 776003972798                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2697742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 776001275056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 776003972798                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.908588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.908588                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.908588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.908588                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79345.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75639.454513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75639.466795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79345.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75639.454513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75639.466795                       # average overall mshr miss latency
system.l2.replacements                       19079449                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9171623                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9171623                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9171623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9171623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2057564                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2057564                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data         1045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1045                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     87951555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      87951555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84164.167464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84164.167464                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     79007488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     79007488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75605.251675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75605.251675                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2989473                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2989473                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87925.676471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87925.676471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2697742                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2697742                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79345.352941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79345.352941                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1032173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1032173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     10258168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10258168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 863500561167                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 863500561167                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     11290341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11290341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.908579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.908579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84176.878480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84176.878480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10258168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10258168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 775922267568                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 775922267568                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.908579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.908579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75639.457998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75639.457998                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    20525546                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19079705                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.075779                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     120.970396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   135.028532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.472541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.527455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 380404857                       # Number of tag accesses
system.l2.tags.data_accesses                380404857                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074032926                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925967074                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    600260091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2602359863                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099772                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    600260091                       # number of overall hits
system.cpu.icache.overall_hits::total      2602359863                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            837                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          785                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total           837                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4448973                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4448973                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4448973                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4448973                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    600260143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2602360700                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    600260143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2602360700                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85557.173077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5315.379928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85557.173077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5315.379928                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          195                       # number of writebacks
system.cpu.icache.writebacks::total               195                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3032424                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3032424                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3032424                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3032424                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89188.941176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89188.941176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89188.941176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89188.941176                       # average overall mshr miss latency
system.cpu.icache.replacements                    195                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    600260091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2602359863                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           837                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4448973                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4448973                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    600260143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2602360700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85557.173077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5315.379928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3032424                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3032424                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89188.941176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89188.941176                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.752491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2602360682                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3177485.570208                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.861975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    22.890516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962920                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      101492068119                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     101492068119                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    778851097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1821297179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2600148276                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    778851097                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1821297179                       # number of overall hits
system.cpu.dcache.overall_hits::total      2600148276                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7212603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     62513838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       69726441                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7212603                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     62513838                       # number of overall misses
system.cpu.dcache.overall_misses::total      69726441                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 4955086981698                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4955086981698                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 4955086981698                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4955086981698                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    786063700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1883811017                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2669874717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    786063700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1883811017                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2669874717                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026116                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79263.842058                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71064.676622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 79263.842058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71064.676622                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        36829                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               348                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   105.830460                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     15656948                       # number of writebacks
system.cpu.dcache.writebacks::total          15656948                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     51222801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     51222801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     51222801                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     51222801                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11291037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11291037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     11291037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11291037                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 887218098780                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 887218098780                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 887218098780                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 887218098780                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004229                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004229                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78577.202323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78577.202323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78577.202323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78577.202323                       # average overall mshr miss latency
system.cpu.dcache.replacements               18503860                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    421359358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    899429417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1320788775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3681555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     62510352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      66191907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 4954768144332                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4954768144332                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    425040913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    961939769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1386980682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.064984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79263.161793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74854.591277                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     51220360                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     51220360                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     11289992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11289992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 887128839930                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 887128839930                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78576.569401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78576.569401                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357491739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    921867762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1279359501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3531048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534534                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    318837366                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    318837366                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    921871248                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1282894035                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91462.239243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    90.206337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     89258850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89258850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85415.167464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85415.167464                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661767                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     51438330                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     70100097                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          696                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          824                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     56923419                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     56923419                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     51439026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     70100921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81786.521552                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69081.819175                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          347                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          347                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          349                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          349                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     25728483                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     25728483                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73720.581662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73720.581662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661895                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     51438320                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     70100215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661895                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     51438320                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     70100215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2758852704                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18504116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            149.094002                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.901468                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.098075                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.483990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.516008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       89940931412                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      89940931412                       # Number of data accesses

---------- End Simulation Statistics   ----------
