Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  4 11:30:24 2022
| Host         : DESKTOP-5V6VM4C running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file dual_cam_display_bus_skew_routed.rpt -pb dual_cam_display_bus_skew_routed.pb -rpx dual_cam_display_bus_skew_routed.rpx
| Design       : dual_cam_display
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   20        [get_cells [list {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              5.000       0.710      4.290
2   22        [get_cells [list {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              5.000       0.635      4.365
3   24        [get_cells [list {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              5.000       0.595      4.405
4   26        [get_cells [list {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              5.000       0.630      4.370
5   28        [get_cells [list {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              5.000       0.856      4.144
6   30        [get_cells [list {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              5.000       0.865      4.135
7   32        [get_cells [list {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              5.000       0.619      4.381
8   34        [get_cells [list {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              5.000       0.705      4.295


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 5.000
Requirement: 5.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
cmos1_pclk            clk_pll_i             inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.710      4.290


Slack (MET) :             4.290ns  (requirement - actual skew)
  Endpoint Source:        inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk)
  Endpoint Destination:   inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk)
  Reference Destination:  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    6.685ns
  Reference Relative Delay:   5.997ns
  Relative CRPR:              0.133ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.710ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    F13                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    F13                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.511     4.083    cmos1_pclk_IBUF
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.176 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.870     6.046    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X147Y9         FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y9         FDRE (Prop_fdre_C_Q)         0.204     6.250 r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.353     6.602    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X146Y9         FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.626    -2.017    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -1.944 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    -0.901    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    -0.835 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    -0.113    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    -3.807 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    -1.802    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.719 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.729     0.010    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X146Y9         FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     0.010    
    SLICE_X146Y9         FDRE (Setup_fdre_C_D)       -0.093    -0.083    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           6.602    
                         clock arrival                         -0.083    
  -------------------------------------------------------------------
                         relative delay                         6.685    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    F13                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    F13                  IBUF (Prop_ibuf_I_O)         1.439     1.439 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.126     3.565    cmos1_pclk_IBUF
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.648 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.677     5.325    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X145Y10        FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y10        FDRE (Prop_fdre_C_Q)         0.178     5.503 r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.133     5.636    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X144Y10        FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.787    -2.659    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.582 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155    -1.427    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103    -1.324 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790    -0.534    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987    -4.521 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130    -2.391    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.298 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.816    -0.482    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X144Y10        FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -0.482    
    SLICE_X144Y10        FDRE (Hold_fdre_C_D)         0.121    -0.361    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.636    
                         clock arrival                         -0.361    
  -------------------------------------------------------------------
                         relative delay                         5.997    



Id: 2
set_bus_skew -from [get_cells [list {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 5.000
Requirement: 5.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
cmos2_pclk            clk_pll_i             inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                            inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.635      4.365


Slack (MET) :             4.365ns  (requirement - actual skew)
  Endpoint Source:        inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk)
  Endpoint Destination:   inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk)
  Reference Destination:  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    6.470ns
  Reference Relative Delay:   5.883ns
  Relative CRPR:              0.106ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.635ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    B11                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    B11                  IBUF (Prop_ibuf_I_O)         1.576     1.576 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.905    cmos2_pclk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.998 r  cmos2_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.871     5.869    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X146Y6         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y6         FDRE (Prop_fdre_C_Q)         0.223     6.092 r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.329     6.421    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X144Y6         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.626    -2.017    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -1.944 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    -0.901    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    -0.835 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    -0.113    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    -3.807 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    -1.802    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.719 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.679    -0.040    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X144Y6         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000    -0.040    
    SLICE_X144Y6         FDRE (Setup_fdre_C_D)       -0.009    -0.049    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           6.421    
                         clock arrival                         -0.049    
  -------------------------------------------------------------------
                         relative delay                         6.470    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    B11                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    B11                  IBUF (Prop_ibuf_I_O)         1.443     1.443 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.971     3.414    cmos2_pclk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     3.497 r  cmos2_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.680     5.177    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X141Y5         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y5         FDRE (Prop_fdre_C_Q)         0.162     5.339 r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.154     5.493    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X142Y5         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.787    -2.659    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.582 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155    -1.427    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103    -1.324 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790    -0.534    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987    -4.521 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130    -2.391    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.298 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.819    -0.479    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X142Y5         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000    -0.479    
    SLICE_X142Y5         FDRE (Hold_fdre_C_D)         0.089    -0.390    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.493    
                         clock arrival                         -0.390    
  -------------------------------------------------------------------
                         relative delay                         5.883    



Id: 3
set_bus_skew -from [get_cells [list {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 5.000
Requirement: 5.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             cmos1_pclk            inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                            inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.595      4.405


Slack (MET) :             4.405ns  (requirement - actual skew)
  Endpoint Source:        inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk)
  Reference Source:       inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -5.223ns
  Reference Relative Delay:  -5.797ns
  Relative CRPR:              0.133ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.595ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.787    -2.659    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.582 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155    -1.427    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103    -1.324 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790    -0.534    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987    -4.521 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130    -2.391    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.298 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.817    -0.481    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X144Y8         FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y8         FDRE (Prop_fdre_C_Q)         0.223    -0.258 r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.403     0.145    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X146Y8         FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    F13                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    F13                  IBUF (Prop_ibuf_I_O)         1.439     1.439 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.126     3.565    cmos1_pclk_IBUF
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.648 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.729     5.377    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X146Y8         FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     5.377    
    SLICE_X146Y8         FDRE (Setup_fdre_C_D)       -0.009     5.368    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           0.145    
                         clock arrival                          5.368    
  -------------------------------------------------------------------
                         relative delay                        -5.223    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.626    -2.017    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -1.944 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    -0.901    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    -0.835 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    -0.113    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    -3.807 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    -1.802    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.719 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.677    -0.042    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X141Y10        FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y10        FDRE (Prop_fdre_C_Q)         0.162     0.120 r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.162     0.282    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X142Y9         FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    F13                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    F13                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.511     4.083    cmos1_pclk_IBUF
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.176 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.817     5.993    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X142Y9         FDRE                                         r  inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     5.993    
    SLICE_X142Y9         FDRE (Hold_fdre_C_D)         0.086     6.079    inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           0.282    
                         clock arrival                          6.079    
  -------------------------------------------------------------------
                         relative delay                        -5.797    



Id: 4
set_bus_skew -from [get_cells [list {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 5.000
Requirement: 5.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             cmos2_pclk            inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.630      4.370


Slack (MET) :             4.370ns  (requirement - actual skew)
  Endpoint Source:        inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk)
  Reference Source:       inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -4.954ns
  Reference Relative Delay:  -5.605ns
  Relative CRPR:              0.175ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.630ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.787    -2.659    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.582 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155    -1.427    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103    -1.324 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790    -0.534    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987    -4.521 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130    -2.391    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.298 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.819    -0.479    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X142Y4         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y4         FDRE (Prop_fdre_C_Q)         0.236    -0.243 r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.374     0.131    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X144Y2         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    B11                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    B11                  IBUF (Prop_ibuf_I_O)         1.443     1.443 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.971     3.414    cmos2_pclk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     3.497 r  cmos2_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.680     5.177    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X144Y2         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     5.177    
    SLICE_X144Y2         FDRE (Setup_fdre_C_D)       -0.092     5.085    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           0.131    
                         clock arrival                          5.085    
  -------------------------------------------------------------------
                         relative delay                        -4.954    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.626    -2.017    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -1.944 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    -0.901    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    -0.835 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    -0.113    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    -3.807 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    -1.802    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.719 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.680    -0.039    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X142Y4         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y4         FDRE (Prop_fdre_C_Q)         0.206     0.167 r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.162     0.329    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X145Y4         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    B11                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    B11                  IBUF (Prop_ibuf_I_O)         1.576     1.576 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.905    cmos2_pclk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.998 r  cmos2_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.819     5.817    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X145Y4         FDRE                                         r  inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     5.817    
    SLICE_X145Y4         FDRE (Hold_fdre_C_D)         0.117     5.934    inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           0.329    
                         clock arrival                          5.934    
  -------------------------------------------------------------------
                         relative delay                        -5.605    



Id: 5
set_bus_skew -from [get_cells [list {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 5.000
Requirement: 5.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out3_clk_200M     inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.856      4.144


Slack (MET) :             4.144ns  (requirement - actual skew)
  Endpoint Source:        inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_200M)
  Reference Source:       inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_200M)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.234ns
  Reference Relative Delay:   1.993ns
  Relative CRPR:              0.664ns
  Uncertainty:                0.280ns
  Actual Bus Skew:            0.856ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.787    -2.659    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.582 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155    -1.427    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103    -1.324 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790    -0.534    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987    -4.521 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130    -2.391    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.298 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.761    -0.537    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X107Y4         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDRE (Prop_fdre_C_Q)         0.204    -0.333 r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.527     0.194    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X107Y5         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_200M rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out3_clk_200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout3_buf/O
                         net (fo=527, routed)         1.622    -2.021    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y5         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.931    -2.952    
    SLICE_X107Y5         FDRE (Setup_fdre_C_D)       -0.088    -3.040    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           0.194    
                         clock arrival                         -3.040    
  -------------------------------------------------------------------
                         relative delay                         3.234    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.626    -2.017    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -1.944 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    -0.901    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    -0.835 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    -0.113    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    -3.807 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    -1.802    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.719 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.617    -0.102    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X103Y4         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y4         FDRE (Prop_fdre_C_Q)         0.178     0.076 r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.308     0.384    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X102Y4         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_200M rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out3_clk_200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout3_buf/O
                         net (fo=527, routed)         1.754    -2.692    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X102Y4         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.931    -1.761    
    SLICE_X102Y4         FDRE (Hold_fdre_C_D)         0.152    -1.609    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           0.384    
                         clock arrival                         -1.609    
  -------------------------------------------------------------------
                         relative delay                         1.993    



Id: 6
set_bus_skew -from [get_cells [list {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 5.000
Requirement: 5.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out3_clk_200M     inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.865      4.135


Slack (MET) :             4.135ns  (requirement - actual skew)
  Endpoint Source:        inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_200M)
  Reference Source:       inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_200M)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.121ns
  Reference Relative Delay:   1.872ns
  Relative CRPR:              0.664ns
  Uncertainty:                0.280ns
  Actual Bus Skew:            0.865ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.787    -2.659    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.582 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155    -1.427    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103    -1.324 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790    -0.534    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987    -4.521 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130    -2.391    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.298 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.812    -0.486    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X131Y9         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y9         FDRE (Prop_fdre_C_Q)         0.223    -0.263 r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.505     0.242    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X126Y0         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_200M rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out3_clk_200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout3_buf/O
                         net (fo=527, routed)         1.674    -1.969    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X126Y0         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.931    -2.900    
    SLICE_X126Y0         FDRE (Setup_fdre_C_D)        0.021    -2.879    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           0.242    
                         clock arrival                         -2.879    
  -------------------------------------------------------------------
                         relative delay                         3.121    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.626    -2.017    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -1.944 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    -0.901    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    -0.835 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    -0.113    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    -3.807 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    -1.802    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.719 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.625    -0.094    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X112Y5         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDRE (Prop_fdre_C_Q)         0.178     0.084 r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.153     0.237    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X113Y4         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_200M rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out3_clk_200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout3_buf/O
                         net (fo=527, routed)         1.763    -2.683    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y4         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.931    -1.752    
    SLICE_X113Y4         FDRE (Hold_fdre_C_D)         0.117    -1.635    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           0.237    
                         clock arrival                         -1.635    
  -------------------------------------------------------------------
                         relative delay                         1.872    



Id: 7
set_bus_skew -from [get_cells [list {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 5.000
Requirement: 5.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_clk_200M     clk_pll_i             inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.619      4.381


Slack (MET) :             4.381ns  (requirement - actual skew)
  Endpoint Source:        inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_200M)
  Endpoint Destination:   inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_200M)
  Reference Destination:  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.069ns
  Reference Relative Delay:  -2.181ns
  Relative CRPR:              0.704ns
  Uncertainty:                0.211ns
  Actual Bus Skew:            0.619ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_200M rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out3_clk_200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout3_buf/O
                         net (fo=527, routed)         1.754    -2.692    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X103Y2         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y2         FDRE (Prop_fdre_C_Q)         0.223    -2.469 r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.358    -2.111    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X100Y2         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.626    -2.017    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -1.944 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    -0.901    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    -0.835 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    -0.113    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    -3.807 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    -1.802    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.719 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.617    -0.102    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X100Y2         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.931    -1.033    
    SLICE_X100Y2         FDRE (Setup_fdre_C_D)       -0.009    -1.042    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                          -2.111    
                         clock arrival                         -1.042    
  -------------------------------------------------------------------
                         relative delay                        -1.069    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_200M rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out3_clk_200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout3_buf/O
                         net (fo=527, routed)         1.617    -2.026    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X103Y1         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y1         FDRE (Prop_fdre_C_Q)         0.162    -1.864 r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.157    -1.707    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X102Y2         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.787    -2.659    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.582 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155    -1.427    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103    -1.324 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790    -0.534    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987    -4.521 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130    -2.391    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.298 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.754    -0.544    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y2         FDRE                                         r  inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.931     0.387    
    SLICE_X102Y2         FDRE (Hold_fdre_C_D)         0.087     0.474    inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.707    
                         clock arrival                          0.474    
  -------------------------------------------------------------------
                         relative delay                        -2.181    



Id: 8
set_bus_skew -from [get_cells [list {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 5.000
Requirement: 5.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_clk_200M     clk_pll_i             inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.705      4.295


Slack (MET) :             4.295ns  (requirement - actual skew)
  Endpoint Source:        inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_200M)
  Endpoint Destination:   inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_200M)
  Reference Destination:  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.018ns
  Reference Relative Delay:  -2.222ns
  Relative CRPR:              0.710ns
  Uncertainty:                0.211ns
  Actual Bus Skew:            0.705ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_200M rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out3_clk_200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout3_buf/O
                         net (fo=527, routed)         1.763    -2.683    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X115Y4         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y4         FDRE (Prop_fdre_C_Q)         0.204    -2.479 r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.376    -2.103    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X114Y4         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.626    -2.017    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -1.944 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    -0.901    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    -0.835 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    -0.113    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    -3.807 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    -1.802    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.719 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.625    -0.094    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y4         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism             -0.931    -1.025    
    SLICE_X114Y4         FDRE (Setup_fdre_C_D)       -0.060    -1.085    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                          -2.103    
                         clock arrival                         -1.085    
  -------------------------------------------------------------------
                         relative delay                        -1.018    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_200M rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.986     0.986    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.398    -5.412 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    -3.726    inst_clocks/clk_ref_m0/inst/clk_out3_clk_200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.643 r  inst_clocks/clk_ref_m0/inst/clkout3_buf/O
                         net (fo=527, routed)         1.625    -2.018    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X115Y4         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y4         FDRE (Prop_fdre_C_Q)         0.178    -1.840 r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.166    -1.674    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X110Y4         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    G22                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.081     1.081    inst_clocks/clk_ref_m0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -6.343 r  inst_clocks/clk_ref_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -4.539    inst_clocks/clk_ref_m0/inst/clk_out1_clk_200M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -4.446 r  inst_clocks/clk_ref_m0/inst/clkout1_buf/O
                         net (fo=61, routed)          1.787    -2.659    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[7]
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -2.582 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155    -1.427    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103    -1.324 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790    -0.534    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987    -4.521 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130    -2.391    inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.298 r  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11853, routed)       1.762    -0.536    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y4         FDRE                                         r  inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.931     0.395    
    SLICE_X110Y4         FDRE (Hold_fdre_C_D)         0.153     0.548    inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                          -1.674    
                         clock arrival                          0.548    
  -------------------------------------------------------------------
                         relative delay                        -2.222    



