============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 22:21:07 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5829 instances
RUN-0007 : 2437 luts, 1985 seqs, 792 mslices, 443 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6967 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4753 nets have 2 pins
RUN-1001 : 1407 nets have [3 - 5] pins
RUN-1001 : 619 nets have [6 - 10] pins
RUN-1001 : 108 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5827 instances, 2437 luts, 1985 seqs, 1235 slices, 239 macros(1234 instances: 791 mslices 443 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1601 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27478, tnet num: 6965, tinst num: 5827, tnode num: 33955, tedge num: 45482.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.122110s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (97.5%)

RUN-1004 : used memory is 263 MB, reserved memory is 241 MB, peak memory is 263 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.260322s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (97.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.667e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5827.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.10624e+06, overlap = 42.75
PHY-3002 : Step(2): len = 964530, overlap = 50.25
PHY-3002 : Step(3): len = 573921, overlap = 61.6562
PHY-3002 : Step(4): len = 532981, overlap = 67.1562
PHY-3002 : Step(5): len = 419706, overlap = 85.9688
PHY-3002 : Step(6): len = 382949, overlap = 93.6562
PHY-3002 : Step(7): len = 342600, overlap = 110.031
PHY-3002 : Step(8): len = 316266, overlap = 134.469
PHY-3002 : Step(9): len = 264062, overlap = 137.25
PHY-3002 : Step(10): len = 235459, overlap = 145.594
PHY-3002 : Step(11): len = 220673, overlap = 165.5
PHY-3002 : Step(12): len = 201643, overlap = 182.25
PHY-3002 : Step(13): len = 187353, overlap = 196.75
PHY-3002 : Step(14): len = 173910, overlap = 201.156
PHY-3002 : Step(15): len = 168588, overlap = 214.219
PHY-3002 : Step(16): len = 161709, overlap = 234.812
PHY-3002 : Step(17): len = 157621, overlap = 251.156
PHY-3002 : Step(18): len = 149617, overlap = 261.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.93655e-06
PHY-3002 : Step(19): len = 163733, overlap = 198.281
PHY-3002 : Step(20): len = 169155, overlap = 191.906
PHY-3002 : Step(21): len = 157849, overlap = 182.219
PHY-3002 : Step(22): len = 162022, overlap = 173.969
PHY-3002 : Step(23): len = 175238, overlap = 141.594
PHY-3002 : Step(24): len = 185139, overlap = 83.125
PHY-3002 : Step(25): len = 178928, overlap = 84.4062
PHY-3002 : Step(26): len = 178487, overlap = 83.5312
PHY-3002 : Step(27): len = 173980, overlap = 80.3125
PHY-3002 : Step(28): len = 170089, overlap = 70.2812
PHY-3002 : Step(29): len = 163137, overlap = 69.125
PHY-3002 : Step(30): len = 162008, overlap = 67.875
PHY-3002 : Step(31): len = 156594, overlap = 65.6875
PHY-3002 : Step(32): len = 152927, overlap = 63.1562
PHY-3002 : Step(33): len = 151897, overlap = 57.2812
PHY-3002 : Step(34): len = 149594, overlap = 56.4062
PHY-3002 : Step(35): len = 145828, overlap = 57.0312
PHY-3002 : Step(36): len = 144040, overlap = 55.2188
PHY-3002 : Step(37): len = 141499, overlap = 60.2188
PHY-3002 : Step(38): len = 140424, overlap = 54.75
PHY-3002 : Step(39): len = 139965, overlap = 53.5938
PHY-3002 : Step(40): len = 138474, overlap = 54.3125
PHY-3002 : Step(41): len = 136842, overlap = 56.25
PHY-3002 : Step(42): len = 134431, overlap = 55.625
PHY-3002 : Step(43): len = 133923, overlap = 61.2812
PHY-3002 : Step(44): len = 133303, overlap = 59.2812
PHY-3002 : Step(45): len = 133275, overlap = 59.5938
PHY-3002 : Step(46): len = 131894, overlap = 61.6562
PHY-3002 : Step(47): len = 131006, overlap = 61.7188
PHY-3002 : Step(48): len = 130716, overlap = 64.8125
PHY-3002 : Step(49): len = 130375, overlap = 63
PHY-3002 : Step(50): len = 129391, overlap = 60.6562
PHY-3002 : Step(51): len = 128878, overlap = 56.8438
PHY-3002 : Step(52): len = 128309, overlap = 55.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.78731e-05
PHY-3002 : Step(53): len = 128393, overlap = 55.7812
PHY-3002 : Step(54): len = 128510, overlap = 55.6875
PHY-3002 : Step(55): len = 129004, overlap = 53.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.57462e-05
PHY-3002 : Step(56): len = 133280, overlap = 54.2812
PHY-3002 : Step(57): len = 133968, overlap = 54.4688
PHY-3002 : Step(58): len = 139400, overlap = 51.8125
PHY-3002 : Step(59): len = 141119, overlap = 51.5625
PHY-3002 : Step(60): len = 142297, overlap = 54.0938
PHY-3002 : Step(61): len = 143385, overlap = 53.7188
PHY-3002 : Step(62): len = 144707, overlap = 52.3125
PHY-3002 : Step(63): len = 147085, overlap = 46.2188
PHY-3002 : Step(64): len = 147638, overlap = 46.5
PHY-3002 : Step(65): len = 149028, overlap = 44.25
PHY-3002 : Step(66): len = 151088, overlap = 47.9062
PHY-3002 : Step(67): len = 151090, overlap = 48.7812
PHY-3002 : Step(68): len = 149956, overlap = 43.4062
PHY-3002 : Step(69): len = 149748, overlap = 43.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.14924e-05
PHY-3002 : Step(70): len = 150731, overlap = 43.25
PHY-3002 : Step(71): len = 150792, overlap = 43.1562
PHY-3002 : Step(72): len = 151430, overlap = 40.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019885s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (157.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6967.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 192192, over cnt = 773(2%), over = 3884, worst = 32
PHY-1001 : End global iterations;  0.361185s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (151.4%)

PHY-1001 : Congestion index: top1 = 57.16, top5 = 40.52, top10 = 32.49, top15 = 27.44.
PHY-3001 : End congestion estimation;  0.471701s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (135.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.199448s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.36818e-06
PHY-3002 : Step(73): len = 156595, overlap = 87.25
PHY-3002 : Step(74): len = 157167, overlap = 87.7188
PHY-3002 : Step(75): len = 150063, overlap = 89.5
PHY-3002 : Step(76): len = 149930, overlap = 90.4062
PHY-3002 : Step(77): len = 144648, overlap = 87.9375
PHY-3002 : Step(78): len = 144380, overlap = 87.6875
PHY-3002 : Step(79): len = 141600, overlap = 89.1562
PHY-3002 : Step(80): len = 141384, overlap = 87.875
PHY-3002 : Step(81): len = 140898, overlap = 91.2812
PHY-3002 : Step(82): len = 141176, overlap = 95.2188
PHY-3002 : Step(83): len = 137789, overlap = 98.4062
PHY-3002 : Step(84): len = 137455, overlap = 100.906
PHY-3002 : Step(85): len = 134055, overlap = 98.3438
PHY-3002 : Step(86): len = 133764, overlap = 96.4375
PHY-3002 : Step(87): len = 133212, overlap = 97.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.73637e-06
PHY-3002 : Step(88): len = 133213, overlap = 94.7812
PHY-3002 : Step(89): len = 133298, overlap = 94.8125
PHY-3002 : Step(90): len = 133404, overlap = 95
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74727e-05
PHY-3002 : Step(91): len = 139986, overlap = 82.75
PHY-3002 : Step(92): len = 140829, overlap = 82.3438
PHY-3002 : Step(93): len = 146145, overlap = 78.8438
PHY-3002 : Step(94): len = 146972, overlap = 77.5938
PHY-3002 : Step(95): len = 151054, overlap = 65.625
PHY-3002 : Step(96): len = 154856, overlap = 56.3438
PHY-3002 : Step(97): len = 153256, overlap = 53.4062
PHY-3002 : Step(98): len = 152960, overlap = 51.6562
PHY-3002 : Step(99): len = 151436, overlap = 52.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49455e-05
PHY-3002 : Step(100): len = 152334, overlap = 49.2812
PHY-3002 : Step(101): len = 152665, overlap = 48.5938
PHY-3002 : Step(102): len = 153866, overlap = 45.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.20036e-05
PHY-3002 : Step(103): len = 162237, overlap = 37.2812
PHY-3002 : Step(104): len = 163427, overlap = 36.75
PHY-3002 : Step(105): len = 169293, overlap = 43.1562
PHY-3002 : Step(106): len = 170691, overlap = 41.5625
PHY-3002 : Step(107): len = 177881, overlap = 24.1875
PHY-3002 : Step(108): len = 181794, overlap = 12.875
PHY-3002 : Step(109): len = 182931, overlap = 14.0625
PHY-3002 : Step(110): len = 182355, overlap = 16.6875
PHY-3002 : Step(111): len = 182856, overlap = 18.2812
PHY-3002 : Step(112): len = 180470, overlap = 17.375
PHY-3002 : Step(113): len = 179460, overlap = 17.2188
PHY-3002 : Step(114): len = 179237, overlap = 17.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000124007
PHY-3002 : Step(115): len = 181072, overlap = 15.0938
PHY-3002 : Step(116): len = 181514, overlap = 15.0938
PHY-3002 : Step(117): len = 187483, overlap = 13.375
PHY-3002 : Step(118): len = 194044, overlap = 11.4375
PHY-3002 : Step(119): len = 187558, overlap = 11
PHY-3002 : Step(120): len = 186274, overlap = 11.7188
PHY-3002 : Step(121): len = 185504, overlap = 12.4688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000248014
PHY-3002 : Step(122): len = 192227, overlap = 9.5
PHY-3002 : Step(123): len = 198261, overlap = 5.875
PHY-3002 : Step(124): len = 212247, overlap = 4.5
PHY-3002 : Step(125): len = 210096, overlap = 4.3125
PHY-3002 : Step(126): len = 208671, overlap = 4.03125
PHY-3002 : Step(127): len = 206877, overlap = 2.3125
PHY-3002 : Step(128): len = 205428, overlap = 3.375
PHY-3002 : Step(129): len = 205473, overlap = 3.75
PHY-3002 : Step(130): len = 204512, overlap = 3.25
PHY-3002 : Step(131): len = 200952, overlap = 4.25
PHY-3002 : Step(132): len = 200485, overlap = 4.125
PHY-3002 : Step(133): len = 197937, overlap = 4.125
PHY-3002 : Step(134): len = 198062, overlap = 3.875
PHY-3002 : Step(135): len = 198377, overlap = 4.4375
PHY-3002 : Step(136): len = 198109, overlap = 5.96875
PHY-3002 : Step(137): len = 198157, overlap = 5.8125
PHY-3002 : Step(138): len = 198140, overlap = 6.65625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000496028
PHY-3002 : Step(139): len = 199730, overlap = 5.28125
PHY-3002 : Step(140): len = 202969, overlap = 5.03125
PHY-3002 : Step(141): len = 204959, overlap = 5.53125
PHY-3002 : Step(142): len = 207977, overlap = 6.5625
PHY-3002 : Step(143): len = 209142, overlap = 6.53125
PHY-3002 : Step(144): len = 209396, overlap = 6.65625
PHY-3002 : Step(145): len = 209041, overlap = 4.59375
PHY-3002 : Step(146): len = 208986, overlap = 4.15625
PHY-3002 : Step(147): len = 209027, overlap = 4.21875
PHY-3002 : Step(148): len = 209102, overlap = 3.09375
PHY-3002 : Step(149): len = 209123, overlap = 3.21875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000992057
PHY-3002 : Step(150): len = 209977, overlap = 3.15625
PHY-3002 : Step(151): len = 211453, overlap = 3
PHY-3002 : Step(152): len = 214808, overlap = 1.6875
PHY-3002 : Step(153): len = 217512, overlap = 1
PHY-3002 : Step(154): len = 219469, overlap = 0.6875
PHY-3002 : Step(155): len = 220806, overlap = 0.75
PHY-3002 : Step(156): len = 220790, overlap = 0.6875
PHY-3002 : Step(157): len = 220088, overlap = 0.6875
PHY-3002 : Step(158): len = 218773, overlap = 0.75
PHY-3002 : Step(159): len = 217774, overlap = 0.6875
PHY-3002 : Step(160): len = 216565, overlap = 0.75
PHY-3002 : Step(161): len = 215853, overlap = 0.75
PHY-3002 : Step(162): len = 214880, overlap = 0.75
PHY-3002 : Step(163): len = 214198, overlap = 0.5
PHY-3002 : Step(164): len = 213842, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 40/6967.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 247200, over cnt = 916(2%), over = 3378, worst = 17
PHY-1001 : End global iterations;  0.357927s wall, 0.718750s user + 0.140625s system = 0.859375s CPU (240.1%)

PHY-1001 : Congestion index: top1 = 46.21, top5 = 35.21, top10 = 29.74, top15 = 26.20.
PHY-3001 : End congestion estimation;  0.474627s wall, 0.828125s user + 0.140625s system = 0.968750s CPU (204.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.200959s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.13224e-05
PHY-3002 : Step(165): len = 214698, overlap = 61.3125
PHY-3002 : Step(166): len = 216231, overlap = 59.125
PHY-3002 : Step(167): len = 212715, overlap = 45.0938
PHY-3002 : Step(168): len = 212738, overlap = 41.25
PHY-3002 : Step(169): len = 209882, overlap = 40
PHY-3002 : Step(170): len = 209093, overlap = 41.7812
PHY-3002 : Step(171): len = 207905, overlap = 40.6562
PHY-3002 : Step(172): len = 204719, overlap = 42.625
PHY-3002 : Step(173): len = 203090, overlap = 43.25
PHY-3002 : Step(174): len = 202272, overlap = 44.5625
PHY-3002 : Step(175): len = 199665, overlap = 42.625
PHY-3002 : Step(176): len = 199228, overlap = 42.125
PHY-3002 : Step(177): len = 198238, overlap = 42.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000182645
PHY-3002 : Step(178): len = 201701, overlap = 43.625
PHY-3002 : Step(179): len = 202906, overlap = 42.0312
PHY-3002 : Step(180): len = 204945, overlap = 39.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00036529
PHY-3002 : Step(181): len = 208910, overlap = 32.2188
PHY-3002 : Step(182): len = 215112, overlap = 26.625
PHY-3002 : Step(183): len = 218399, overlap = 24.5
PHY-3002 : Step(184): len = 218559, overlap = 24.6875
PHY-3002 : Step(185): len = 217951, overlap = 24.5
PHY-3002 : Step(186): len = 217839, overlap = 25.125
PHY-3002 : Step(187): len = 217470, overlap = 25.5
PHY-3002 : Step(188): len = 217303, overlap = 24.0625
PHY-3002 : Step(189): len = 217402, overlap = 24.5312
PHY-3002 : Step(190): len = 217459, overlap = 23.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00073058
PHY-3002 : Step(191): len = 219676, overlap = 25.0625
PHY-3002 : Step(192): len = 222010, overlap = 25.5312
PHY-3002 : Step(193): len = 223044, overlap = 24.9688
PHY-3002 : Step(194): len = 223433, overlap = 24.5625
PHY-3002 : Step(195): len = 224040, overlap = 23.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00146116
PHY-3002 : Step(196): len = 225444, overlap = 24.2188
PHY-3002 : Step(197): len = 227121, overlap = 23.5625
PHY-3002 : Step(198): len = 229841, overlap = 23.8438
PHY-3002 : Step(199): len = 232184, overlap = 22.4062
PHY-3002 : Step(200): len = 233347, overlap = 20.8125
PHY-3002 : Step(201): len = 234100, overlap = 19.0938
PHY-3002 : Step(202): len = 234382, overlap = 18.8438
PHY-3002 : Step(203): len = 234584, overlap = 20.375
PHY-3002 : Step(204): len = 234770, overlap = 20.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27478, tnet num: 6965, tinst num: 5827, tnode num: 33955, tedge num: 45482.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.176650s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.6%)

RUN-1004 : used memory is 303 MB, reserved memory is 283 MB, peak memory is 314 MB
OPT-1001 : Total overflow 182.44 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 230/6967.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 288560, over cnt = 903(2%), over = 2653, worst = 16
PHY-1001 : End global iterations;  0.446823s wall, 0.750000s user + 0.093750s system = 0.843750s CPU (188.8%)

PHY-1001 : Congestion index: top1 = 37.59, top5 = 30.53, top10 = 26.74, top15 = 24.37.
PHY-1001 : End incremental global routing;  0.559869s wall, 0.875000s user + 0.093750s system = 0.968750s CPU (173.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.175585s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (97.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.850201s wall, 1.156250s user + 0.109375s system = 1.265625s CPU (148.9%)

OPT-1001 : Current memory(MB): used = 310, reserve = 290, peak = 314.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5753/6967.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 288560, over cnt = 903(2%), over = 2653, worst = 16
PHY-1002 : len = 296488, over cnt = 542(1%), over = 1349, worst = 16
PHY-1002 : len = 303544, over cnt = 212(0%), over = 468, worst = 8
PHY-1002 : len = 306584, over cnt = 40(0%), over = 83, worst = 8
PHY-1002 : len = 307424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.424420s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (117.8%)

PHY-1001 : Congestion index: top1 = 33.04, top5 = 27.68, top10 = 24.80, top15 = 22.94.
OPT-1001 : End congestion update;  0.537821s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (113.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.134753s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.672744s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (111.5%)

OPT-1001 : Current memory(MB): used = 315, reserve = 295, peak = 315.
OPT-1001 : End physical optimization;  2.763339s wall, 3.125000s user + 0.109375s system = 3.234375s CPU (117.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2437 LUT to BLE ...
SYN-4008 : Packed 2437 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 555 SEQ with LUT/SLICE
SYN-4006 : 995 single LUT's are left
SYN-4006 : 408 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2845/5270 primitive instances ...
PHY-3001 : End packing;  0.271303s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.7%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3045 instances
RUN-1001 : 1436 mslices, 1437 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6008 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3759 nets have 2 pins
RUN-1001 : 1423 nets have [3 - 5] pins
RUN-1001 : 643 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3043 instances, 2873 slices, 239 macros(1234 instances: 791 mslices 443 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 234938, Over = 39.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3032/6008.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 298160, over cnt = 292(0%), over = 435, worst = 6
PHY-1002 : len = 299360, over cnt = 165(0%), over = 222, worst = 6
PHY-1002 : len = 300872, over cnt = 55(0%), over = 72, worst = 4
PHY-1002 : len = 301528, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 301712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.526726s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (130.5%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 26.64, top10 = 23.87, top15 = 22.06.
PHY-3001 : End congestion estimation;  0.666586s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (126.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24220, tnet num: 6006, tinst num: 3043, tnode num: 29004, tedge num: 41773.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.265105s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.0%)

RUN-1004 : used memory is 321 MB, reserved memory is 302 MB, peak memory is 321 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.432873s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57665e-05
PHY-3002 : Step(205): len = 221353, overlap = 41
PHY-3002 : Step(206): len = 214713, overlap = 43.5
PHY-3002 : Step(207): len = 207656, overlap = 48
PHY-3002 : Step(208): len = 204432, overlap = 53.25
PHY-3002 : Step(209): len = 201632, overlap = 59.75
PHY-3002 : Step(210): len = 199470, overlap = 65
PHY-3002 : Step(211): len = 199057, overlap = 66.25
PHY-3002 : Step(212): len = 198280, overlap = 63
PHY-3002 : Step(213): len = 198067, overlap = 64.75
PHY-3002 : Step(214): len = 197880, overlap = 65.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.1533e-05
PHY-3002 : Step(215): len = 202344, overlap = 57
PHY-3002 : Step(216): len = 204520, overlap = 57.5
PHY-3002 : Step(217): len = 210381, overlap = 54
PHY-3002 : Step(218): len = 208074, overlap = 54.25
PHY-3002 : Step(219): len = 207501, overlap = 54.25
PHY-3002 : Step(220): len = 207501, overlap = 54.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00017656
PHY-3002 : Step(221): len = 217838, overlap = 47
PHY-3002 : Step(222): len = 222709, overlap = 42.25
PHY-3002 : Step(223): len = 225117, overlap = 37.25
PHY-3002 : Step(224): len = 225439, overlap = 36.25
PHY-3002 : Step(225): len = 225410, overlap = 35
PHY-3002 : Step(226): len = 226038, overlap = 32
PHY-3002 : Step(227): len = 226159, overlap = 30.5
PHY-3002 : Step(228): len = 225277, overlap = 30
PHY-3002 : Step(229): len = 225128, overlap = 29.75
PHY-3002 : Step(230): len = 224159, overlap = 30
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000338576
PHY-3002 : Step(231): len = 230188, overlap = 28.5
PHY-3002 : Step(232): len = 235481, overlap = 26.5
PHY-3002 : Step(233): len = 237457, overlap = 27.5
PHY-3002 : Step(234): len = 237137, overlap = 23.75
PHY-3002 : Step(235): len = 237224, overlap = 23.5
PHY-3002 : Step(236): len = 238732, overlap = 25
PHY-3002 : Step(237): len = 239662, overlap = 24
PHY-3002 : Step(238): len = 239377, overlap = 23
PHY-3002 : Step(239): len = 239004, overlap = 19.75
PHY-3002 : Step(240): len = 238499, overlap = 19
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000660267
PHY-3002 : Step(241): len = 242085, overlap = 16.25
PHY-3002 : Step(242): len = 246255, overlap = 16.25
PHY-3002 : Step(243): len = 248130, overlap = 17.25
PHY-3002 : Step(244): len = 247598, overlap = 17.25
PHY-3002 : Step(245): len = 247449, overlap = 16.75
PHY-3002 : Step(246): len = 247852, overlap = 16
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00107306
PHY-3002 : Step(247): len = 250974, overlap = 16.5
PHY-3002 : Step(248): len = 252797, overlap = 16
PHY-3002 : Step(249): len = 255159, overlap = 16
PHY-3002 : Step(250): len = 258249, overlap = 14
PHY-3002 : Step(251): len = 259708, overlap = 13
PHY-3002 : Step(252): len = 259875, overlap = 13.5
PHY-3002 : Step(253): len = 259508, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.921789s wall, 0.734375s user + 1.640625s system = 2.375000s CPU (257.7%)

PHY-3001 : Trial Legalized: Len = 271295
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 126/6008.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 333472, over cnt = 414(1%), over = 651, worst = 8
PHY-1002 : len = 335424, over cnt = 220(0%), over = 318, worst = 4
PHY-1002 : len = 336696, over cnt = 114(0%), over = 170, worst = 4
PHY-1002 : len = 338024, over cnt = 38(0%), over = 50, worst = 4
PHY-1002 : len = 338552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.845433s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (146.0%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 27.81, top10 = 24.95, top15 = 23.12.
PHY-3001 : End congestion estimation;  1.000747s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (139.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162290s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00012341
PHY-3002 : Step(254): len = 253913, overlap = 2.25
PHY-3002 : Step(255): len = 244860, overlap = 7.25
PHY-3002 : Step(256): len = 241927, overlap = 7.25
PHY-3002 : Step(257): len = 241283, overlap = 8.75
PHY-3002 : Step(258): len = 240385, overlap = 8.5
PHY-3002 : Step(259): len = 239962, overlap = 9.25
PHY-3002 : Step(260): len = 239351, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008924s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.1%)

PHY-3001 : Legalized: Len = 244819, Over = 0
PHY-3001 : Spreading special nets. 21 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021347s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (146.4%)

PHY-3001 : 23 instances has been re-located, deltaX = 4, deltaY = 18, maxDist = 1.
PHY-3001 : Final: Len = 245314, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24220, tnet num: 6006, tinst num: 3043, tnode num: 29004, tedge num: 41773.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.404655s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.1%)

RUN-1004 : used memory is 323 MB, reserved memory is 305 MB, peak memory is 331 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1571/6008.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 310304, over cnt = 399(1%), over = 625, worst = 5
PHY-1002 : len = 312688, over cnt = 201(0%), over = 284, worst = 5
PHY-1002 : len = 314456, over cnt = 92(0%), over = 119, worst = 3
PHY-1002 : len = 315608, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 315672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.740909s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (170.8%)

PHY-1001 : Congestion index: top1 = 31.75, top5 = 26.76, top10 = 23.99, top15 = 22.20.
PHY-1001 : End incremental global routing;  0.890837s wall, 1.328125s user + 0.093750s system = 1.421875s CPU (159.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.172083s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.182207s wall, 1.609375s user + 0.093750s system = 1.703125s CPU (144.1%)

OPT-1001 : Current memory(MB): used = 326, reserve = 308, peak = 331.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5139/6008.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048761s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

PHY-1001 : Congestion index: top1 = 31.75, top5 = 26.76, top10 = 23.99, top15 = 22.20.
OPT-1001 : End congestion update;  0.173301s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119964s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.2%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.293397s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.2%)

OPT-1001 : Current memory(MB): used = 329, reserve = 310, peak = 331.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.117737s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5139/6008.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044281s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.9%)

PHY-1001 : Congestion index: top1 = 31.75, top5 = 26.76, top10 = 23.99, top15 = 22.20.
PHY-1001 : End incremental global routing;  0.170888s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.167487s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5139/6008.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043754s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.1%)

PHY-1001 : Congestion index: top1 = 31.75, top5 = 26.76, top10 = 23.99, top15 = 22.20.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122508s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.680161s wall, 4.281250s user + 0.125000s system = 4.406250s CPU (119.7%)

RUN-1003 : finish command "place" in  23.336834s wall, 43.031250s user + 12.203125s system = 55.234375s CPU (236.7%)

RUN-1004 : used memory is 302 MB, reserved memory is 282 MB, peak memory is 331 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3045 instances
RUN-1001 : 1436 mslices, 1437 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6008 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3759 nets have 2 pins
RUN-1001 : 1423 nets have [3 - 5] pins
RUN-1001 : 643 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24220, tnet num: 6006, tinst num: 3043, tnode num: 29004, tedge num: 41773.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.264674s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.1%)

RUN-1004 : used memory is 319 MB, reserved memory is 301 MB, peak memory is 354 MB
PHY-1001 : 1436 mslices, 1437 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 302040, over cnt = 478(1%), over = 763, worst = 8
PHY-1002 : len = 305120, over cnt = 290(0%), over = 393, worst = 6
PHY-1002 : len = 307440, over cnt = 130(0%), over = 181, worst = 4
PHY-1002 : len = 309536, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 309584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.756858s wall, 1.203125s user + 0.218750s system = 1.421875s CPU (187.9%)

PHY-1001 : Congestion index: top1 = 31.08, top5 = 26.64, top10 = 23.89, top15 = 22.11.
PHY-1001 : End global routing;  0.890867s wall, 1.328125s user + 0.218750s system = 1.546875s CPU (173.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 353, reserve = 335, peak = 354.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 604, reserve = 589, peak = 604.
PHY-1001 : End build detailed router design. 4.036286s wall, 3.984375s user + 0.031250s system = 4.015625s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 85400, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.631186s wall, 4.593750s user + 0.015625s system = 4.609375s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 637, reserve = 623, peak = 637.
PHY-1001 : End phase 1; 4.637977s wall, 4.609375s user + 0.015625s system = 4.625000s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 2244 net; 2.380950s wall, 2.375000s user + 0.015625s system = 2.390625s CPU (100.4%)

PHY-1022 : len = 840944, over cnt = 105(0%), over = 105, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 642, reserve = 627, peak = 642.
PHY-1001 : End initial routed; 11.748742s wall, 19.906250s user + 0.078125s system = 19.984375s CPU (170.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4930(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.588958s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 648, reserve = 634, peak = 648.
PHY-1001 : End phase 2; 13.337769s wall, 21.484375s user + 0.078125s system = 21.562500s CPU (161.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 840944, over cnt = 105(0%), over = 105, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024009s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 840432, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.091321s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (119.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 840376, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.079289s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (118.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 840384, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.059714s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 840384, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.064742s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (120.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 840384, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.090024s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 840384, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.155714s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 840384, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.264845s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 840392, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.062136s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.6%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 840384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.052109s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4930(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.596229s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 18 feed throughs used by 15 nets
PHY-1001 : End commit to database; 0.734573s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 682, reserve = 669, peak = 682.
PHY-1001 : End phase 3; 3.475763s wall, 3.515625s user + 0.015625s system = 3.531250s CPU (101.6%)

PHY-1003 : Routed, final wirelength = 840384
PHY-1001 : Current memory(MB): used = 684, reserve = 671, peak = 684.
PHY-1001 : End export database. 0.024484s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.6%)

PHY-1001 : End detail routing;  25.795281s wall, 33.890625s user + 0.156250s system = 34.046875s CPU (132.0%)

RUN-1003 : finish command "route" in  28.213818s wall, 36.734375s user + 0.375000s system = 37.109375s CPU (131.5%)

RUN-1004 : used memory is 648 MB, reserved memory is 636 MB, peak memory is 684 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5011   out of  19600   25.57%
#reg                     1988   out of  19600   10.14%
#le                      5419
  #lut only              3431   out of   5419   63.31%
  #reg only               408   out of   5419    7.53%
  #lut&reg               1580   out of   5419   29.16%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                  Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                       880
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                    191
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                    46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                    36
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                            23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                            17
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_Dilation_Detector/u_three_martix_4/reg18_syn_16.f0    12
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_select/sel2_syn_699.f0                                          10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                        9
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                    0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                    0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5419   |3776    |1235    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |782    |510     |173     |398     |2       |0       |
|    command1                          |command                                    |54     |54      |0       |44      |0       |0       |
|    control1                          |control_interface                          |95     |62      |24      |48      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |133    |72      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |133    |72      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |26      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |22      |0       |34      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |68      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |68      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |21      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |24      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |6      |6       |0       |2       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |113    |68      |44      |29      |0       |0       |
|  u_camera_init                       |camera_init                                |601    |579     |9       |84      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |194    |190     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |52      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |3581   |2341    |982     |1342    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |171    |119     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |162    |112     |45      |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |164    |106     |45      |75      |2       |0       |
|      u_three_martix_3                |three_martix                               |155    |97      |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |935    |647     |251     |254     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |166    |111     |45      |59      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |4      |4       |0       |4       |0       |0       |
|      u_three_martix                  |three_martix                               |162    |107     |45      |55      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |757    |466     |235     |285     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |520    |330     |190     |145     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |89     |59      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |103    |73      |30      |34      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |237    |136     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |760    |477     |235     |258     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |532    |342     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |98     |68      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |92     |62      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |94     |64      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |228    |135     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |76     |26      |14      |52      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |373    |238     |92      |155     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |156    |108     |47      |37      |0       |0       |
|      u_three_martix_2                |three_martix                               |217    |130     |45      |118     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |63     |63      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |155    |134     |10      |37      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3678  
    #2          2       615   
    #3          3       557   
    #4          4       203   
    #5        5-10      653   
    #6        11-50     146   
    #7       51-100      11   
    #8       101-500     2    
    #9        >500       1    
  Average     2.86            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3043
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6008, pip num: 57243
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 18
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3081 valid insts, and 174094 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.441275s wall, 67.078125s user + 0.640625s system = 67.718750s CPU (1244.5%)

RUN-1004 : used memory is 643 MB, reserved memory is 634 MB, peak memory is 831 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_222107.log"
