Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Dec 13 15:34:58 2017
| Host         : micron-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_utilization -file pcie3_ultrascale_0_utilization_synth.rpt -pb pcie3_ultrascale_0_utilization_synth.pb
| Design       : pcie3_ultrascale_0
| Device       : xcku060ffva1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  |  890 |     0 |    331680 |  0.27 |
|   LUT as Logic             |  884 |     0 |    331680 |  0.27 |
|   LUT as Memory            |    6 |     0 |    146880 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    6 |     0 |           |       |
| CLB Registers              | 3017 |     0 |    663360 |  0.45 |
|   Register as Flip Flop    | 3017 |     0 |    663360 |  0.45 |
|   Register as Latch        |    0 |     0 |    663360 |  0.00 |
| CARRY8                     |   24 |     0 |     41460 |  0.06 |
| F7 Muxes                   |    3 |     0 |    165840 | <0.01 |
| F8 Muxes                   |    0 |     0 |     82920 |  0.00 |
| F9 Muxes                   |    0 |     0 |     41460 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 8     |          Yes |           - |          Set |
| 43    |          Yes |           - |        Reset |
| 75    |          Yes |         Set |            - |
| 2891  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    9 |     0 |      1080 |  0.83 |
|   RAMB36/FIFO*    |    3 |     2 |      1080 |  0.28 |
|     RAMB36E2 only |    3 |       |           |       |
|   RAMB18          |   12 |     8 |      2160 |  0.56 |
|     RAMB18E2 only |   12 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2760 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       520 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       624 |  0.80 |
|   BUFGCE             |    0 |     0 |       288 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    5 |     0 |       192 |  2.60 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        24 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    8 |     8 |        28 | 28.57 |
| GTHE3_COMMON    |    2 |     0 |         7 | 28.57 |
| IBUFDS_GTE3     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        14 |  0.00 |
| PCIE_3_1        |    1 |     1 |         3 | 33.33 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| BSCANE2   |    0 |     0 |         4 |  0.00 |
| EFUSE_USR |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 2891 |            Register |
| LUT6          |  362 |                 CLB |
| LUT1          |  193 |                 CLB |
| LUT4          |  143 |                 CLB |
| LUT5          |  108 |                 CLB |
| FDSE          |   75 |            Register |
| LUT3          |   71 |                 CLB |
| LUT2          |   59 |                 CLB |
| FDCE          |   43 |            Register |
| CARRY8        |   24 |                 CLB |
| RAMB18E2      |   12 |           Block Ram |
| GTHE3_CHANNEL |    8 |            Advanced |
| FDPE          |    8 |            Register |
| SRL16E        |    6 |                 CLB |
| BUFG_GT       |    5 |               Clock |
| RAMB36E2      |    3 |           Block Ram |
| MUXF7         |    3 |                 CLB |
| GTHE3_COMMON  |    2 |            Advanced |
| BUFG_GT_SYNC  |    2 |               Clock |
| PCIE_3_1      |    1 |            Advanced |
+---------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


