digraph "CFG for '_Z16tensor_2d_equalsiiPKfiiiS0_iiiPi' function" {
	label="CFG for '_Z16tensor_2d_equalsiiPKfiiiS0_iiiPi' function";

	Node0x634fba0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%11:\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %12, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %20 = add i32 %18, %19\l  %21 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %22 = getelementptr i8, i8 addrspace(4)* %13, i64 6\l  %23 = bitcast i8 addrspace(4)* %22 to i16 addrspace(4)*\l  %24 = load i16, i16 addrspace(4)* %23, align 2, !range !4, !invariant.load !5\l  %25 = zext i16 %24 to i32\l  %26 = mul i32 %21, %25\l  %27 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %28 = add i32 %26, %27\l  %29 = icmp slt i32 %20, %0\l  %30 = icmp slt i32 %28, %1\l  %31 = select i1 %29, i1 %30, i1 false\l  br i1 %31, label %32, label %51\l|{<s0>T|<s1>F}}"];
	Node0x634fba0:s0 -> Node0x63541d0;
	Node0x634fba0:s1 -> Node0x6354260;
	Node0x63541d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%32:\l32:                                               \l  %33 = mul nsw i32 %20, %4\l  %34 = add nsw i32 %33, %3\l  %35 = mul nsw i32 %28, %5\l  %36 = add nsw i32 %34, %35\l  %37 = mul nsw i32 %20, %8\l  %38 = add nsw i32 %37, %7\l  %39 = mul nsw i32 %28, %9\l  %40 = add nsw i32 %38, %39\l  %41 = sext i32 %36 to i64\l  %42 = getelementptr inbounds float, float addrspace(1)* %2, i64 %41\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %44 = sext i32 %40 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %6, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %47 = fcmp contract une float %43, %46\l  br i1 %47, label %48, label %51\l|{<s0>T|<s1>F}}"];
	Node0x63541d0:s0 -> Node0x63554c0;
	Node0x63541d0:s1 -> Node0x6354260;
	Node0x63554c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%48:\l48:                                               \l  %49 = load i32, i32 addrspace(1)* %10, align 4, !tbaa !11, !amdgpu.noclobber\l... !5\l  %50 = add nsw i32 %49, 1\l  store i32 %50, i32 addrspace(1)* %10, align 4, !tbaa !11\l  br label %51\l}"];
	Node0x63554c0 -> Node0x6354260;
	Node0x6354260 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  ret void\l}"];
}
