TimeQuest Timing Analyzer report for sketch
Mon Nov 04 17:53:19 2013
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version ;
; Revision Name      ; sketch                                                           ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 56.5 MHz   ; 56.5 MHz        ; CLOCK_50                              ;      ;
; 154.58 MHz ; 154.58 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 2.300  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.531 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.391 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.517 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.300  ; rescount[13] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 17.737     ;
; 2.405  ; rescount[14] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 17.632     ;
; 2.423  ; rescount[12] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 17.615     ;
; 3.320  ; rescount[11] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 16.717     ;
; 3.457  ; rescount[13] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 16.579     ;
; 3.562  ; rescount[14] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 16.474     ;
; 3.580  ; rescount[12] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 16.457     ;
; 4.477  ; rescount[11] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 15.559     ;
; 5.309  ; rescount[9]  ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 14.728     ;
; 5.529  ; rescount[10] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 14.508     ;
; 5.693  ; rescount[13] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 14.344     ;
; 5.798  ; rescount[14] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 14.239     ;
; 5.816  ; rescount[12] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 14.222     ;
; 6.466  ; rescount[9]  ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.570     ;
; 6.686  ; rescount[10] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 13.350     ;
; 6.713  ; rescount[11] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 13.324     ;
; 7.039  ; rescount[8]  ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 12.998     ;
; 7.802  ; rescount[13] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 12.234     ;
; 7.907  ; rescount[14] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 12.129     ;
; 7.925  ; rescount[12] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 12.112     ;
; 8.196  ; rescount[8]  ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 11.840     ;
; 8.702  ; rescount[9]  ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.335     ;
; 8.822  ; rescount[11] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 11.214     ;
; 8.922  ; rescount[10] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.115     ;
; 9.704  ; rescount[7]  ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.333     ;
; 10.402 ; rescount[13] ; resline[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.634      ;
; 10.432 ; rescount[8]  ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.605      ;
; 10.507 ; rescount[14] ; resline[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.529      ;
; 10.525 ; rescount[12] ; resline[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.512      ;
; 10.811 ; rescount[9]  ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.225      ;
; 10.850 ; rescount[6]  ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.187      ;
; 10.861 ; rescount[7]  ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.175      ;
; 11.031 ; rescount[10] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.005      ;
; 11.422 ; rescount[11] ; resline[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 8.614      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.322      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg1   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg2   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg3   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg4   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg5   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg6   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg7   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg8   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg9   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg10  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.728 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg11  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.338      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.308      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.747 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.324      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.260      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.795 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.276      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 8.256      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.802 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 8.272      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.200      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.184      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.200      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg1   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.200      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg2   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.200      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg3   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.200      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg4   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.200      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg5   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.200      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg6   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.200      ;
; 11.866 ; y_coord[1]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg7   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.200      ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.507      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.464      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.422      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.407      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.399      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.330      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.294      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 6.304      ;
; 33.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.261      ;
; 33.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.261      ;
; 33.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.261      ;
; 33.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.261      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                   ;
+-------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; rescount[0]  ; rescount[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; count[0]     ; count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.526 ; rescount[14] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.534 ; count[4]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.665 ; resline[2]   ; y_coord[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.795 ; count[1]     ; count[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.801 ; rescount[13] ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.806 ; rescount[3]  ; rescount[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; count[3]     ; count[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; rescount[6]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; rescount[8]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.817 ; rescount[10] ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.828 ; count[2]     ; count[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.832 ; count[0]     ; count[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.838 ; rescount[7]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; rescount[9]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; rescount[11] ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.846 ; rescount[4]  ; rescount[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.849 ; rescount[2]  ; rescount[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; rescount[5]  ; rescount[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.865 ; resline[0]   ; y_coord[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.131      ;
; 0.942 ; rescount[0]  ; x_coord[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.209      ;
; 0.943 ; rescount[1]  ; x_coord[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 1.017 ; rescount[1]  ; rescount[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.283      ;
; 1.064 ; resline[6]   ; y_coord[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.331      ;
; 1.068 ; resline[3]   ; y_coord[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.335      ;
; 1.071 ; resline[5]   ; y_coord[5]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.338      ;
; 1.072 ; resline[4]   ; y_coord[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.339      ;
; 1.081 ; resline[1]   ; y_coord[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.348      ;
; 1.178 ; count[1]     ; count[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.184 ; rescount[13] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.189 ; count[3]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; rescount[8]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; rescount[3]  ; rescount[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.200 ; rescount[10] ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.466      ;
; 1.212 ; line[1]      ; y_coord[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.480      ;
; 1.213 ; line[2]      ; y_coord[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.481      ;
; 1.214 ; count[2]     ; count[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.480      ;
; 1.219 ; count[0]     ; count[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.485      ;
; 1.221 ; rescount[0]  ; rescount[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.488      ;
; 1.224 ; rescount[7]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; rescount[9]  ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.230 ; rescount[7]  ; x_coord[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.489      ;
; 1.232 ; rescount[4]  ; rescount[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.235 ; rescount[2]  ; rescount[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.501      ;
; 1.235 ; rescount[5]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.501      ;
; 1.249 ; rescount[2]  ; x_coord[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.249 ; count[1]     ; count[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.250 ; rescount[3]  ; x_coord[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.516      ;
; 1.260 ; rescount[8]  ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; rescount[3]  ; rescount[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.261 ; rescount[4]  ; x_coord[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.527      ;
; 1.276 ; resline[0]   ; x_coord[5]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.534      ;
; 1.281 ; rescount[6]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.547      ;
; 1.285 ; count[2]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.551      ;
; 1.290 ; count[0]     ; count[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.556      ;
; 1.295 ; rescount[11] ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; rescount[7]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; rescount[9]  ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.303 ; rescount[4]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.569      ;
; 1.306 ; rescount[2]  ; rescount[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.572      ;
; 1.320 ; count[1]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.586      ;
; 1.331 ; rescount[8]  ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; rescount[3]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.597      ;
; 1.337 ; clreg[0]     ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.664      ;
; 1.342 ; rescount[10] ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.608      ;
; 1.352 ; rescount[6]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.618      ;
; 1.361 ; count[0]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.627      ;
; 1.366 ; rescount[11] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; rescount[7]  ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.632      ;
; 1.377 ; rescount[2]  ; rescount[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.643      ;
; 1.394 ; rescount[5]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.660      ;
; 1.404 ; rescount[1]  ; rescount[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.670      ;
; 1.404 ; rescount[12] ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.671      ;
; 1.413 ; rescount[10] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.679      ;
; 1.423 ; rescount[6]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.689      ;
; 1.437 ; rescount[7]  ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.703      ;
; 1.437 ; rescount[9]  ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.703      ;
; 1.448 ; rescount[2]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.714      ;
; 1.462 ; rescount[4]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.728      ;
; 1.465 ; rescount[5]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.731      ;
; 1.473 ; rescount[8]  ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.475 ; rescount[1]  ; rescount[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.741      ;
; 1.475 ; rescount[12] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.742      ;
; 1.476 ; line[0]      ; y_coord[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.744      ;
; 1.490 ; rescount[3]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.756      ;
; 1.494 ; rescount[6]  ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.760      ;
; 1.508 ; rescount[9]  ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.774      ;
; 1.533 ; rescount[4]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.799      ;
; 1.536 ; rescount[5]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.802      ;
; 1.544 ; rescount[8]  ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.810      ;
; 1.546 ; rescount[1]  ; rescount[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.812      ;
; 1.561 ; rescount[3]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.827      ;
; 1.565 ; rescount[6]  ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.831      ;
; 1.572 ; rescount[5]  ; x_coord[5]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.831      ;
; 1.579 ; rescount[7]  ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.845      ;
; 1.596 ; line[2]      ; y_coord[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.864      ;
; 1.599 ; line[1]      ; y_coord[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.867      ;
; 1.604 ; rescount[0]  ; rescount[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.871      ;
; 1.604 ; rescount[4]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.870      ;
+-------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.517 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.706 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.966      ;
; 0.711 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.971      ;
; 0.717 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.968      ;
; 0.803 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.810 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.818 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.821 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.837 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.852 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.857 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.888 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.139      ;
; 0.972 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.262      ;
; 0.974 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.264      ;
; 0.983 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.273      ;
; 0.993 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.283      ;
; 0.997 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.264      ;
; 1.022 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.312      ;
; 1.031 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.282      ;
; 1.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.318      ;
; 1.064 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.332      ;
; 1.076 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.342      ;
; 1.077 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.345      ;
; 1.086 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.354      ;
; 1.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.411      ;
; 1.186 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.452      ;
; 1.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.190 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.456      ;
; 1.193 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.459      ;
; 1.204 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.234 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.517      ;
; 1.238 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.504      ;
; 1.239 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.503      ;
; 1.242 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.508      ;
; 1.243 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.509      ;
; 1.257 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.261 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.530      ;
; 1.264 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.530      ;
; 1.267 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.562      ;
; 1.268 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.551      ;
; 1.271 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.554      ;
; 1.275 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.541      ;
; 1.277 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.544      ;
; 1.281 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.576      ;
; 1.281 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.286 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.581      ;
; 1.294 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.560      ;
; 1.295 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.590      ;
; 1.299 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.582      ;
; 1.299 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.591      ;
; 1.308 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.591      ;
; 1.313 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.579      ;
; 1.315 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.607      ;
; 1.316 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.614      ;
; 1.317 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.612      ;
; 1.321 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.587      ;
; 1.328 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.594      ;
; 1.331 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.626      ;
; 1.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.332 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.598      ;
; 1.335 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.601      ;
; 1.344 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.610      ;
; 1.352 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.618      ;
; 1.364 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.659      ;
; 1.365 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.631      ;
; 1.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.646      ;
; 1.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.681      ;
; 1.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.659      ;
; 1.399 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.665      ;
; 1.402 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.668      ;
; 1.414 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.679      ;
; 1.417 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.683      ;
; 1.423 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.689      ;
; 1.430 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.432 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.432 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.451 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.474 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.488 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.754      ;
; 1.490 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.756      ;
; 1.494 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.760      ;
; 1.500 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.766      ;
; 1.520 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.786      ;
; 1.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.807      ;
; 1.542 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.823      ;
; 1.545 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.812      ;
; 1.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.811      ;
; 1.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.822      ;
; 1.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.822      ;
; 1.561 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.827      ;
; 1.561 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.827      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.829 ; 5.829 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.829 ; 5.829 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 4.011 ; 4.011 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 5.281 ; 5.281 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.413 ; 4.413 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 3.981 ; 3.981 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 3.919 ; 3.919 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 3.325 ; 3.325 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 2.753 ; 2.753 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 1.199 ; 1.199 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 1.291 ; 1.291 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 1.574 ; 1.574 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 1.211 ; 1.211 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 1.403 ; 1.403 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 5.281 ; 5.281 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 4.735 ; 4.735 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 5.157 ; 5.157 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 5.071 ; 5.071 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 4.983 ; 4.983 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.377 ; -3.377 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.377 ; -3.377 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -3.781 ; -3.781 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.231 ; -0.231 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -2.318 ; -2.318 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -1.963 ; -1.963 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.748 ; -1.748 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -2.219 ; -2.219 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -2.268 ; -2.268 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -3.102 ; -3.102 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -2.692 ; -2.692 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -2.523 ; -2.523 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.231 ; -0.231 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.391 ; -0.391 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.456 ; -0.456 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.719 ; -0.719 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -4.665 ; -4.665 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -4.505 ; -4.505 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -4.927 ; -4.927 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -4.841 ; -4.841 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -4.753 ; -4.753 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 8.574 ; 8.574 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.574 ; 8.574 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.574 ; 8.574 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.091 ; 8.091 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.081 ; 8.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.374 ; 8.374 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.364 ; 8.364 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.355 ; 8.355 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.355 ; 8.355 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.345 ; 8.345 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.345 ; 8.345 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.827 ; 7.827 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.385 ; 7.385 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.385 ; 7.385 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.602 ; 7.602 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.602 ; 7.602 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.794 ; 7.794 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.814 ; 7.814 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.827 ; 7.827 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.827 ; 7.827 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.922 ; 4.922 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 7.836 ; 7.836 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 7.833 ; 7.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 7.813 ; 7.813 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 7.813 ; 7.813 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 7.826 ; 7.826 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 7.826 ; 7.826 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 7.836 ; 7.836 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 7.487 ; 7.487 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 7.467 ; 7.467 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 7.467 ; 7.467 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.867 ; 4.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.496 ; 5.496 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.989 ; 5.989 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.989 ; 5.989 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.506 ; 5.506 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.496 ; 5.496 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.789 ; 5.789 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.779 ; 5.779 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.770 ; 5.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.770 ; 5.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.075 ; 5.075 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.075 ; 5.075 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.075 ; 5.075 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.292 ; 5.292 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.292 ; 5.292 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.302 ; 5.302 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.302 ; 5.302 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.484 ; 5.484 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.504 ; 5.504 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.517 ; 5.517 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.517 ; 5.517 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.922 ; 4.922 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.287 ; 5.287 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.267 ; 5.267 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.267 ; 5.267 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.280 ; 5.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.280 ; 5.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.290 ; 5.290 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.931 ; 4.931 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.941 ; 4.941 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.867 ; 4.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 12.404 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 37.091 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.215 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.239 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.404 ; rescount[13] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 7.628      ;
; 12.447 ; rescount[14] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 7.585      ;
; 12.455 ; rescount[12] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.578      ;
; 12.816 ; rescount[11] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 7.216      ;
; 12.858 ; rescount[13] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 7.172      ;
; 12.901 ; rescount[14] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 7.129      ;
; 12.909 ; rescount[12] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 7.122      ;
; 13.270 ; rescount[11] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.760      ;
; 13.634 ; rescount[9]  ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.398      ;
; 13.768 ; rescount[10] ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.264      ;
; 13.841 ; rescount[13] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.191      ;
; 13.884 ; rescount[14] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.148      ;
; 13.892 ; rescount[12] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.141      ;
; 14.088 ; rescount[9]  ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.942      ;
; 14.222 ; rescount[10] ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.808      ;
; 14.253 ; rescount[11] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.779      ;
; 14.384 ; rescount[8]  ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.648      ;
; 14.768 ; rescount[13] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.262      ;
; 14.811 ; rescount[14] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.219      ;
; 14.819 ; rescount[12] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.212      ;
; 14.838 ; rescount[8]  ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.192      ;
; 15.071 ; rescount[9]  ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.961      ;
; 15.180 ; rescount[11] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.850      ;
; 15.205 ; rescount[10] ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.827      ;
; 15.533 ; rescount[7]  ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.499      ;
; 15.821 ; rescount[8]  ; resline[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.211      ;
; 15.882 ; rescount[13] ; resline[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.148      ;
; 15.925 ; rescount[14] ; resline[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.105      ;
; 15.933 ; rescount[12] ; resline[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.098      ;
; 15.987 ; rescount[7]  ; resline[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.043      ;
; 15.998 ; rescount[9]  ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.032      ;
; 16.057 ; rescount[6]  ; resline[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.975      ;
; 16.132 ; rescount[10] ; resline[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.898      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.077      ; 3.820      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg1   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg2   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg3   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg4   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg5   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg6   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg7   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg8   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg9   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg10  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.256 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg11  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.822      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 3.807      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.274 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.802      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.281 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.804      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 3.797      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.288 ; y_coord[2]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 3.799      ;
; 16.294 ; rescount[11] ; resline[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.736      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.781      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.077      ; 3.779      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.781      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg1   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.781      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg2   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.781      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg3   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.781      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg4   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.781      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg5   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.781      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg6   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.781      ;
; 16.297 ; y_coord[0]   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg7   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.781      ;
+--------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.091 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.987      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.102 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 2.972      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.132 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 2.944      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.136 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.942      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.149 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.929      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.172 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.906      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.886      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.208 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.090      ; 2.881      ;
; 37.219 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 2.866      ;
; 37.219 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 2.866      ;
; 37.219 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 2.866      ;
; 37.219 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 2.866      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                   ;
+-------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; rescount[0]  ; rescount[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; count[0]     ; count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; rescount[14] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.245 ; count[4]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.328 ; resline[2]   ; y_coord[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.358 ; rescount[13] ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; count[1]     ; count[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; rescount[8]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; rescount[3]  ; rescount[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; count[3]     ; count[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; rescount[6]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.365 ; rescount[10] ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; count[2]     ; count[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; count[0]     ; count[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; rescount[7]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; rescount[9]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; rescount[11] ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.376 ; rescount[4]  ; rescount[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; rescount[2]  ; rescount[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; rescount[5]  ; rescount[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.417 ; resline[0]   ; y_coord[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.569      ;
; 0.428 ; rescount[0]  ; x_coord[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.580      ;
; 0.429 ; rescount[1]  ; x_coord[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.579      ;
; 0.451 ; rescount[1]  ; rescount[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.494 ; count[1]     ; count[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.496 ; rescount[13] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; rescount[8]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; count[3]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; rescount[3]  ; rescount[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.503 ; rescount[10] ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; resline[6]   ; y_coord[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.658      ;
; 0.505 ; resline[3]   ; y_coord[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.659      ;
; 0.507 ; count[2]     ; count[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; resline[4]   ; y_coord[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.663      ;
; 0.509 ; resline[5]   ; y_coord[5]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.663      ;
; 0.509 ; count[0]     ; count[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; rescount[7]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; rescount[9]  ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.514 ; resline[1]   ; y_coord[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.668      ;
; 0.516 ; rescount[4]  ; rescount[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; rescount[2]  ; rescount[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; rescount[5]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.529 ; count[1]     ; count[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.533 ; rescount[8]  ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; rescount[3]  ; rescount[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.541 ; line[2]      ; y_coord[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.695      ;
; 0.542 ; line[1]      ; y_coord[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.696      ;
; 0.542 ; count[2]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; count[0]     ; count[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; rescount[7]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; rescount[9]  ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; rescount[11] ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.551 ; rescount[0]  ; rescount[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.705      ;
; 0.551 ; rescount[4]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; rescount[2]  ; rescount[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; rescount[6]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.706      ;
; 0.557 ; rescount[2]  ; x_coord[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.707      ;
; 0.557 ; rescount[3]  ; x_coord[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.707      ;
; 0.560 ; rescount[7]  ; x_coord[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 0.705      ;
; 0.563 ; rescount[4]  ; x_coord[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.713      ;
; 0.564 ; count[1]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.568 ; rescount[8]  ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; rescount[3]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.721      ;
; 0.572 ; clreg[0]     ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.794      ;
; 0.573 ; rescount[10] ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.725      ;
; 0.575 ; resline[0]   ; x_coord[5]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 0.720      ;
; 0.579 ; count[0]     ; count[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.581 ; rescount[7]  ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; rescount[11] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.734      ;
; 0.588 ; rescount[2]  ; rescount[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.740      ;
; 0.589 ; rescount[6]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.741      ;
; 0.591 ; rescount[1]  ; rescount[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; rescount[12] ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.745      ;
; 0.608 ; rescount[10] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.612 ; rescount[5]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.616 ; rescount[7]  ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; rescount[9]  ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.768      ;
; 0.623 ; rescount[2]  ; rescount[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; rescount[6]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; rescount[1]  ; rescount[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.778      ;
; 0.627 ; rescount[12] ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.780      ;
; 0.638 ; rescount[8]  ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.645 ; rescount[4]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.647 ; rescount[5]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.651 ; rescount[9]  ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.656 ; line[0]      ; y_coord[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.811      ;
; 0.659 ; rescount[6]  ; rescount[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.661 ; rescount[1]  ; rescount[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.663 ; rescount[3]  ; rescount[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.673 ; rescount[8]  ; rescount[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.825      ;
; 0.679 ; line[2]      ; y_coord[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.833      ;
; 0.680 ; line[1]      ; y_coord[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.834      ;
; 0.680 ; rescount[4]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.832      ;
; 0.682 ; rescount[5]  ; rescount[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.834      ;
; 0.686 ; rescount[0]  ; rescount[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.840      ;
; 0.686 ; rescount[7]  ; rescount[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.838      ;
; 0.694 ; clreg[1]     ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.922      ;
; 0.694 ; rescount[6]  ; rescount[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.846      ;
; 0.696 ; rescount[1]  ; rescount[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.698 ; rescount[3]  ; rescount[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.850      ;
+-------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.239 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.326 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.472      ;
; 0.327 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.473      ;
; 0.360 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 0.502      ;
; 0.368 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.379 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.408 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 0.544      ;
; 0.427 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.626      ;
; 0.429 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.628      ;
; 0.433 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.632      ;
; 0.441 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.640      ;
; 0.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.602      ;
; 0.458 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.657      ;
; 0.469 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.623      ;
; 0.481 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 0.617      ;
; 0.498 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.503 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.656      ;
; 0.506 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.511 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.664      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.518 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.671      ;
; 0.519 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.525 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.677      ;
; 0.525 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.679      ;
; 0.533 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.693      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.737      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.554 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.765      ;
; 0.563 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.756      ;
; 0.566 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.759      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.772      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.776      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.575 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.725      ;
; 0.581 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.787      ;
; 0.581 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.584 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.777      ;
; 0.584 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.787      ;
; 0.585 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.588 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 0.781      ;
; 0.589 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.590 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.793      ;
; 0.592 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.796      ;
; 0.596 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.804      ;
; 0.598 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.748      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.809      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.757      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.611 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.763      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.629 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.835      ;
; 0.640 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.642 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.850      ;
; 0.646 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.648 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.802      ;
; 0.659 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.659 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.659 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.663 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.665 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.673 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 0.841      ;
; 0.673 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.675 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.827      ;
; 0.679 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.833      ;
; 0.683 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.837      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 0.826      ;
; 0.692 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.842      ;
; 0.696 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.848      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.099 ; 3.099 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.099 ; 3.099 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 2.163 ; 2.163 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 2.797 ; 2.797 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.670 ; 1.670 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 1.535 ; 1.535 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 1.455 ; 1.455 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 1.615 ; 1.615 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 1.461 ; 1.461 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 1.461 ; 1.461 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 1.197 ; 1.197 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.972 ; 0.972 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.283 ; 0.283 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.288 ; 0.288 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.434 ; 0.434 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.276 ; 0.276 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.348 ; 0.348 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 2.797 ; 2.797 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 2.584 ; 2.584 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 2.774 ; 2.774 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 2.772 ; 2.772 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 2.689 ; 2.689 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.905 ; -1.905 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.905 ; -1.905 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.043 ; -2.043 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.147  ; 0.147  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.527 ; -0.527 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.467 ; -0.467 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.707 ; -0.707 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -1.132 ; -1.132 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.852 ; -0.852 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.147  ; 0.147  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.112  ; 0.112  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.069 ; -0.069 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.052  ; 0.052  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.055 ; -0.055 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.537 ; -2.537 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.464 ; -2.464 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.654 ; -2.654 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.652 ; -2.652 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.569 ; -2.569 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.119 ; 4.119 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.119 ; 4.119 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.119 ; 4.119 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.891 ; 3.891 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.057 ; 4.057 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.047 ; 4.047 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.026 ; 4.026 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.026 ; 4.026 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.506 ; 2.506 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.782 ; 3.782 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.584 ; 3.584 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.584 ; 3.584 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.686 ; 3.686 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.686 ; 3.686 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.696 ; 3.696 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.696 ; 3.696 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.750 ; 3.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.770 ; 3.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.782 ; 3.782 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.782 ; 3.782 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.498 ; 2.498 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.803 ; 3.803 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.803 ; 3.803 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.783 ; 3.783 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.783 ; 3.783 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.790 ; 3.790 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.790 ; 3.790 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.800 ; 3.800 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.623 ; 3.623 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.633 ; 3.633 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.613 ; 3.613 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.613 ; 3.613 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.722 ; 2.722 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.732 ; 2.732 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.722 ; 2.722 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.888 ; 2.888 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.878 ; 2.878 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.506 ; 2.506 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.645 ; 2.645 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.645 ; 2.645 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.655 ; 2.655 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.655 ; 2.655 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.709 ; 2.709 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.729 ; 2.729 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.741 ; 2.741 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.741 ; 2.741 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.498 ; 2.498 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.491 ; 2.491 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.681 ; 2.681 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.668 ; 2.668 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.668 ; 2.668 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.678 ; 2.678 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.501 ; 2.501 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.511 ; 2.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.491 ; 2.491 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.491 ; 2.491 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; 2.300  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                              ; 2.300  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.531 ; 0.239 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.829 ; 5.829 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.829 ; 5.829 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 4.011 ; 4.011 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 5.281 ; 5.281 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.413 ; 4.413 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 3.981 ; 3.981 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 3.919 ; 3.919 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 3.325 ; 3.325 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 2.753 ; 2.753 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 1.199 ; 1.199 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 1.291 ; 1.291 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 1.574 ; 1.574 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 1.211 ; 1.211 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 1.403 ; 1.403 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 5.281 ; 5.281 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 4.735 ; 4.735 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 5.157 ; 5.157 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 5.071 ; 5.071 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 4.983 ; 4.983 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.905 ; -1.905 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.905 ; -1.905 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.043 ; -2.043 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.147  ; 0.147  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.527 ; -0.527 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.467 ; -0.467 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.707 ; -0.707 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -1.132 ; -1.132 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.852 ; -0.852 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.147  ; 0.147  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.112  ; 0.112  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.069 ; -0.069 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.052  ; 0.052  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.055 ; -0.055 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.537 ; -2.537 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.464 ; -2.464 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.654 ; -2.654 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.652 ; -2.652 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.569 ; -2.569 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 8.574 ; 8.574 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.574 ; 8.574 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.574 ; 8.574 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.091 ; 8.091 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.081 ; 8.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.374 ; 8.374 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.364 ; 8.364 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.355 ; 8.355 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.355 ; 8.355 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.345 ; 8.345 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.345 ; 8.345 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.921 ; 4.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.827 ; 7.827 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.385 ; 7.385 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.385 ; 7.385 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.602 ; 7.602 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.602 ; 7.602 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.794 ; 7.794 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.814 ; 7.814 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.827 ; 7.827 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.827 ; 7.827 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.922 ; 4.922 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 7.836 ; 7.836 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 7.833 ; 7.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 7.813 ; 7.813 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 7.813 ; 7.813 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 7.826 ; 7.826 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 7.826 ; 7.826 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 7.836 ; 7.836 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 7.487 ; 7.487 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 7.467 ; 7.467 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 7.467 ; 7.467 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.867 ; 4.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.722 ; 2.722 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.732 ; 2.732 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.722 ; 2.722 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.888 ; 2.888 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.878 ; 2.878 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.506 ; 2.506 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.645 ; 2.645 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.645 ; 2.645 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.655 ; 2.655 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.655 ; 2.655 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.709 ; 2.709 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.729 ; 2.729 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.741 ; 2.741 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.741 ; 2.741 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.498 ; 2.498 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.491 ; 2.491 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.681 ; 2.681 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.668 ; 2.668 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.668 ; 2.668 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.678 ; 2.678 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.501 ; 2.501 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.511 ; 2.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.491 ; 2.491 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.491 ; 2.491 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 47272718 ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 47272718 ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 137   ; 137  ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Nov 04 17:53:01 2013
Info: Command: quartus_sta sketch -c sketch
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sketch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 2.300
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.300         0.000 CLOCK_50 
    Info (332119):    33.531         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.517         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 35 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 12.404
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.404         0.000 CLOCK_50 
    Info (332119):    37.091         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.239         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 421 megabytes
    Info: Processing ended: Mon Nov 04 17:53:19 2013
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:03


