<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyLATCHS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CSR_LATCH.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="CSR_LATCH.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CSR_LATCH_CSR_LATCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_FLIPFLOP.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_FLIPFLOP_D_FLIPFLOP_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="D_LATCH.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_LATCH.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_LATCH_D_LATCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MS_FLIPFLOP.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SR_LATCH.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SR_LATCH_SR_LATCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SR_LATCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1480409378" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1480409378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480747873" xil_pn:in_ck="-2879403062900998168" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1480747873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_LATCH_sim.v"/>
      <outfile xil_pn:name="D_FLIPFLOP_sim.v"/>
      <outfile xil_pn:name="D_LATCH_sim.v"/>
      <outfile xil_pn:name="MS_FLIPFLOP_sim.v"/>
      <outfile xil_pn:name="SR_LATCH_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1480415238" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6072111407536242654" xil_pn:start_ts="1480415238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480747648" xil_pn:in_ck="-740809655751839832" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3429668434069569262" xil_pn:start_ts="1480747646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_LATCH.vf"/>
      <outfile xil_pn:name="D_FLIPFLOP.vf"/>
      <outfile xil_pn:name="D_LATCH.vf"/>
      <outfile xil_pn:name="MS_FLIPFLOP.vf"/>
      <outfile xil_pn:name="SR_LATCH.vf"/>
    </transform>
    <transform xil_pn:end_ts="1480409380" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="266334949976490129" xil_pn:start_ts="1480409380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480747873" xil_pn:in_ck="4414752682207311974" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1480747873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_LATCH.vf"/>
      <outfile xil_pn:name="CSR_LATCH_sim.v"/>
      <outfile xil_pn:name="D_FLIPFLOP.vf"/>
      <outfile xil_pn:name="D_FLIPFLOP_sim.v"/>
      <outfile xil_pn:name="D_LATCH.vf"/>
      <outfile xil_pn:name="D_LATCH_sim.v"/>
      <outfile xil_pn:name="MS_FLIPFLOP.vf"/>
      <outfile xil_pn:name="MS_FLIPFLOP_sim.v"/>
      <outfile xil_pn:name="SR_LATCH.vf"/>
      <outfile xil_pn:name="SR_LATCH_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1480747877" xil_pn:in_ck="4414752682207311974" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2552445642665068438" xil_pn:start_ts="1480747873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_beh.prj"/>
      <outfile xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1480747877" xil_pn:in_ck="-4220492139782299913" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-108809602539565255" xil_pn:start_ts="1480747877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MS_FLIPFLOP_MS_FLIPFLOP_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
