vendor_name = ModelSim
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Conv_func_data.mif
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/StateMachineWizard.smf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_3c21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_bv01.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0vj1.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf
design_name = SPI_Test_projektas
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[2]\, spi_controller_1|spi_tx_component|bits_sent[2], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[2]~16\, spi_controller_1|spi_tx_component|bits_sent[2]~16, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Add1~2\, spi_controller_1|spi_tx_component|Add1~2, SPI_Test_projektas, 1
instance = comp, \Add0~18\, Add0~18, SPI_Test_projektas, 1
instance = comp, \Add0~36\, Add0~36, SPI_Test_projektas, 1
instance = comp, \Add0~48\, Add0~48, SPI_Test_projektas, 1
instance = comp, \Add0~50\, Add0~50, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[0]\, spi_controller_1|spi_tx_component|tx_buf[0], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[0]~15\, spi_controller_1|spi_tx_component|tx_buf[0]~15, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter[1]\, spi_controller_1|spi_tx_component|clk_counter[1], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter[3]\, spi_controller_1|spi_tx_component|clk_counter[3], SPI_Test_projektas, 1
instance = comp, \counter[18]\, counter[18], SPI_Test_projektas, 1
instance = comp, \counter[25]\, counter[25], SPI_Test_projektas, 1
instance = comp, \counter[9]\, counter[9], SPI_Test_projektas, 1
instance = comp, \Equal3~2\, Equal3~2, SPI_Test_projektas, 1
instance = comp, \counter~1\, counter~1, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|curr_state.transmiting\, spi_controller_1|curr_state.transmiting, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|Selector2~0\, spi_controller_1|Selector2~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~27\, spi_controller_1|spi_tx_component|tx_buf~27, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~28\, spi_controller_1|spi_tx_component|tx_buf~28, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~29\, spi_controller_1|spi_tx_component|tx_buf~29, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~30\, spi_controller_1|spi_tx_component|tx_buf~30, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~31\, spi_controller_1|spi_tx_component|tx_buf~31, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~32\, spi_controller_1|spi_tx_component|tx_buf~32, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[1]_NEW_REG2\, spi_controller_1|spi_tx_component|tx_buf[1]_NEW_REG2, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[1]_NEW_REG4\, spi_controller_1|spi_tx_component|tx_buf[1]_NEW_REG4, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[2]_NEW_REG6\, spi_controller_1|spi_tx_component|tx_buf[2]_NEW_REG6, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[2]_NEW_REG8\, spi_controller_1|spi_tx_component|tx_buf[2]_NEW_REG8, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[3]_NEW_REG10\, spi_controller_1|spi_tx_component|tx_buf[3]_NEW_REG10, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[3]_NEW_REG12\, spi_controller_1|spi_tx_component|tx_buf[3]_NEW_REG12, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[4]_NEW_REG14\, spi_controller_1|spi_tx_component|tx_buf[4]_NEW_REG14, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[4]_NEW_REG16\, spi_controller_1|spi_tx_component|tx_buf[4]_NEW_REG16, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[5]_NEW_REG18\, spi_controller_1|spi_tx_component|tx_buf[5]_NEW_REG18, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[5]_NEW_REG20\, spi_controller_1|spi_tx_component|tx_buf[5]_NEW_REG20, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[6]_NEW_REG24\, spi_controller_1|spi_tx_component|tx_buf[6]_NEW_REG24, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[7]_NEW_REG26\, spi_controller_1|spi_tx_component|tx_buf[7]_NEW_REG26, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[7]_OTERM27~feeder\, spi_controller_1|spi_tx_component|tx_buf[7]_OTERM27~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[5]_OTERM19~feeder\, spi_controller_1|spi_tx_component|tx_buf[5]_OTERM19~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[4]_OTERM15~feeder\, spi_controller_1|spi_tx_component|tx_buf[4]_OTERM15~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[3]_OTERM11~feeder\, spi_controller_1|spi_tx_component|tx_buf[3]_OTERM11~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[2]_OTERM7~feeder\, spi_controller_1|spi_tx_component|tx_buf[2]_OTERM7~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[1]_OTERM3~feeder\, spi_controller_1|spi_tx_component|tx_buf[1]_OTERM3~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[1]_OTERM5~feeder\, spi_controller_1|spi_tx_component|tx_buf[1]_OTERM5~feeder, SPI_Test_projektas, 1
instance = comp, \CLK~I\, CLK, SPI_Test_projektas, 1
instance = comp, \CLK~clkctrl\, CLK~clkctrl, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter[6]\, spi_controller_1|spi_tx_component|clk_counter[6], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Add1~6\, spi_controller_1|spi_tx_component|Add1~6, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Add1~8\, spi_controller_1|spi_tx_component|Add1~8, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter~3\, spi_controller_1|spi_tx_component|clk_counter~3, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter[4]\, spi_controller_1|spi_tx_component|clk_counter[4], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Add1~10\, spi_controller_1|spi_tx_component|Add1~10, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter~4\, spi_controller_1|spi_tx_component|clk_counter~4, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter[5]\, spi_controller_1|spi_tx_component|clk_counter[5], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Add1~12\, spi_controller_1|spi_tx_component|Add1~12, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter~5\, spi_controller_1|spi_tx_component|clk_counter~5, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter[7]\, spi_controller_1|spi_tx_component|clk_counter[7], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Add1~14\, spi_controller_1|spi_tx_component|Add1~14, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter~6\, spi_controller_1|spi_tx_component|clk_counter~6, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Equal0~1\, spi_controller_1|spi_tx_component|Equal0~1, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Equal0~1_NEW_REG62\, spi_controller_1|spi_tx_component|Equal0~1_NEW_REG62, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Add1~16\, spi_controller_1|spi_tx_component|Add1~16, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter~2\, spi_controller_1|spi_tx_component|clk_counter~2, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter[8]\, spi_controller_1|spi_tx_component|clk_counter[8], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter~1\, spi_controller_1|spi_tx_component|clk_counter~1, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter[0]\, spi_controller_1|spi_tx_component|clk_counter[0], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Add1~0\, spi_controller_1|spi_tx_component|Add1~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Add1~4\, spi_controller_1|spi_tx_component|Add1~4, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter~0\, spi_controller_1|spi_tx_component|clk_counter~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|clk_counter[2]\, spi_controller_1|spi_tx_component|clk_counter[2], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Equal0~0\, spi_controller_1|spi_tx_component|Equal0~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Equal0~0_NEW_REG64\, spi_controller_1|spi_tx_component|Equal0~0_NEW_REG64, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|Equal0~2\, spi_controller_1|spi_tx_component|Equal0~2, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|sclk~0\, spi_controller_1|spi_tx_component|sclk~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|sclk\, spi_controller_1|spi_tx_component|sclk, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[0]~10\, spi_controller_1|spi_tx_component|bits_sent[0]~10, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[1]~14\, spi_controller_1|spi_tx_component|bits_sent[1]~14, SPI_Test_projektas, 1
instance = comp, \~GND\, ~GND, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[2]~12\, spi_controller_1|spi_tx_component|bits_sent[2]~12, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[0]\, spi_controller_1|spi_tx_component|bits_sent[0], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|SPI_MOSI~0\, spi_controller_1|spi_tx_component|SPI_MOSI~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|SPI_MOSI~3\, spi_controller_1|spi_tx_component|SPI_MOSI~3, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[2]~13\, spi_controller_1|spi_tx_component|bits_sent[2]~13, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[1]\, spi_controller_1|spi_tx_component|bits_sent[1], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[3]~18\, spi_controller_1|spi_tx_component|bits_sent[3]~18, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[3]\, spi_controller_1|spi_tx_component|bits_sent[3], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[4]~20\, spi_controller_1|spi_tx_component|bits_sent[4]~20, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|bits_sent[4]\, spi_controller_1|spi_tx_component|bits_sent[4], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|curr_state~0\, spi_controller_1|spi_tx_component|curr_state~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|curr_state~feeder\, spi_controller_1|spi_tx_component|curr_state~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|SEND_DONE~0\, spi_controller_1|spi_tx_component|SEND_DONE~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|SEND_DONE\, spi_controller_1|spi_tx_component|SEND_DONE, SPI_Test_projektas, 1
instance = comp, \Add0~2\, Add0~2, SPI_Test_projektas, 1
instance = comp, \Add0~4\, Add0~4, SPI_Test_projektas, 1
instance = comp, \Add0~6\, Add0~6, SPI_Test_projektas, 1
instance = comp, \Add0~8\, Add0~8, SPI_Test_projektas, 1
instance = comp, \counter[4]\, counter[4], SPI_Test_projektas, 1
instance = comp, \Add0~10\, Add0~10, SPI_Test_projektas, 1
instance = comp, \Add0~12\, Add0~12, SPI_Test_projektas, 1
instance = comp, \counter[6]\, counter[6], SPI_Test_projektas, 1
instance = comp, \Add0~14\, Add0~14, SPI_Test_projektas, 1
instance = comp, \counter[2]\, counter[2], SPI_Test_projektas, 1
instance = comp, \counter[5]\, counter[5], SPI_Test_projektas, 1
instance = comp, \counter[3]\, counter[3], SPI_Test_projektas, 1
instance = comp, \Add0~30\, Add0~30, SPI_Test_projektas, 1
instance = comp, \Add0~32\, Add0~32, SPI_Test_projektas, 1
instance = comp, \Add0~34\, Add0~34, SPI_Test_projektas, 1
instance = comp, \counter~3\, counter~3, SPI_Test_projektas, 1
instance = comp, \counter[17]\, counter[17], SPI_Test_projektas, 1
instance = comp, \Add0~38\, Add0~38, SPI_Test_projektas, 1
instance = comp, \counter~10\, counter~10, SPI_Test_projektas, 1
instance = comp, \counter[19]\, counter[19], SPI_Test_projektas, 1
instance = comp, \Add0~40\, Add0~40, SPI_Test_projektas, 1
instance = comp, \counter~9\, counter~9, SPI_Test_projektas, 1
instance = comp, \counter[20]\, counter[20], SPI_Test_projektas, 1
instance = comp, \Add0~42\, Add0~42, SPI_Test_projektas, 1
instance = comp, \Add0~44\, Add0~44, SPI_Test_projektas, 1
instance = comp, \counter~6\, counter~6, SPI_Test_projektas, 1
instance = comp, \counter[22]\, counter[22], SPI_Test_projektas, 1
instance = comp, \Equal3~1\, Equal3~1, SPI_Test_projektas, 1
instance = comp, \Equal3~0\, Equal3~0, SPI_Test_projektas, 1
instance = comp, \Equal3~3\, Equal3~3, SPI_Test_projektas, 1
instance = comp, \Equal3~4\, Equal3~4, SPI_Test_projektas, 1
instance = comp, \counter~0\, counter~0, SPI_Test_projektas, 1
instance = comp, \counter[7]\, counter[7], SPI_Test_projektas, 1
instance = comp, \Add0~16\, Add0~16, SPI_Test_projektas, 1
instance = comp, \counter[8]\, counter[8], SPI_Test_projektas, 1
instance = comp, \Add0~20\, Add0~20, SPI_Test_projektas, 1
instance = comp, \counter[10]\, counter[10], SPI_Test_projektas, 1
instance = comp, \Add0~22\, Add0~22, SPI_Test_projektas, 1
instance = comp, \counter[11]\, counter[11], SPI_Test_projektas, 1
instance = comp, \Add0~24\, Add0~24, SPI_Test_projektas, 1
instance = comp, \counter~5\, counter~5, SPI_Test_projektas, 1
instance = comp, \counter[12]\, counter[12], SPI_Test_projektas, 1
instance = comp, \Add0~26\, Add0~26, SPI_Test_projektas, 1
instance = comp, \Add0~28\, Add0~28, SPI_Test_projektas, 1
instance = comp, \counter~4\, counter~4, SPI_Test_projektas, 1
instance = comp, \counter[15]\, counter[15], SPI_Test_projektas, 1
instance = comp, \Add0~46\, Add0~46, SPI_Test_projektas, 1
instance = comp, \counter~2\, counter~2, SPI_Test_projektas, 1
instance = comp, \counter[23]\, counter[23], SPI_Test_projektas, 1
instance = comp, \Equal4~1\, Equal4~1, SPI_Test_projektas, 1
instance = comp, \counter[24]\, counter[24], SPI_Test_projektas, 1
instance = comp, \counter[16]\, counter[16], SPI_Test_projektas, 1
instance = comp, \Equal4~0\, Equal4~0, SPI_Test_projektas, 1
instance = comp, \Equal4~2\, Equal4~2, SPI_Test_projektas, 1
instance = comp, \counter~8\, counter~8, SPI_Test_projektas, 1
instance = comp, \counter[0]\, counter[0], SPI_Test_projektas, 1
instance = comp, \Add0~0\, Add0~0, SPI_Test_projektas, 1
instance = comp, \counter[1]\, counter[1], SPI_Test_projektas, 1
instance = comp, \Equal3~5\, Equal3~5, SPI_Test_projektas, 1
instance = comp, \Equal3~8\, Equal3~8, SPI_Test_projektas, 1
instance = comp, \counter~12\, counter~12, SPI_Test_projektas, 1
instance = comp, \counter[13]\, counter[13], SPI_Test_projektas, 1
instance = comp, \counter~11\, counter~11, SPI_Test_projektas, 1
instance = comp, \counter[14]\, counter[14], SPI_Test_projektas, 1
instance = comp, \Equal0~1\, Equal0~1, SPI_Test_projektas, 1
instance = comp, \counter~7\, counter~7, SPI_Test_projektas, 1
instance = comp, \counter[21]\, counter[21], SPI_Test_projektas, 1
instance = comp, \Equal0~0\, Equal0~0, SPI_Test_projektas, 1
instance = comp, \Equal0~2\, Equal0~2, SPI_Test_projektas, 1
instance = comp, \Equal0~3\, Equal0~3, SPI_Test_projektas, 1
instance = comp, \Selector0~0\, Selector0~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|fifo_rdreq~0\, spi_controller_1|fifo_rdreq~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|fifo_rdreq\, spi_controller_1|fifo_rdreq, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|Selector0~0\, spi_controller_1|Selector0~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|curr_state.idle\, spi_controller_1|curr_state.idle, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|Selector1~0\, spi_controller_1|Selector1~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|curr_state.reading_fifo\, spi_controller_1|curr_state.reading_fifo, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|tx_send_irq\, spi_controller_1|tx_send_irq, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|curr_state\, spi_controller_1|spi_tx_component|curr_state, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|SPI_MOSI~1\, spi_controller_1|spi_tx_component|SPI_MOSI~1, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[15]~17\, spi_controller_1|spi_tx_component|tx_buf[15]~17, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[1]_NEW_REG0\, spi_controller_1|spi_tx_component|tx_buf[1]_NEW_REG0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, spi_controller_1|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], SPI_Test_projektas, 1
instance = comp, \SPI_send_data[4]~0\, SPI_send_data[4]~0, SPI_Test_projektas, 1
instance = comp, \SPI_send_data[4]\, SPI_send_data[4], SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[15]_NEW_REG58\, spi_controller_1|spi_tx_component|tx_buf[15]_NEW_REG58, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[8]_NEW_REG30\, spi_controller_1|spi_tx_component|tx_buf[8]_NEW_REG30, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[6]_OTERM23~feeder\, spi_controller_1|spi_tx_component|tx_buf[6]_OTERM23~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[6]_NEW_REG22\, spi_controller_1|spi_tx_component|tx_buf[6]_NEW_REG22, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~26\, spi_controller_1|spi_tx_component|tx_buf~26, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[7]_NEW_REG28\, spi_controller_1|spi_tx_component|tx_buf[7]_NEW_REG28, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~25\, spi_controller_1|spi_tx_component|tx_buf~25, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[8]_NEW_REG32\, spi_controller_1|spi_tx_component|tx_buf[8]_NEW_REG32, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~24\, spi_controller_1|spi_tx_component|tx_buf~24, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[9]_NEW_REG36\, spi_controller_1|spi_tx_component|tx_buf[9]_NEW_REG36, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[9]_OTERM35~feeder\, spi_controller_1|spi_tx_component|tx_buf[9]_OTERM35~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[9]_NEW_REG34\, spi_controller_1|spi_tx_component|tx_buf[9]_NEW_REG34, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~23\, spi_controller_1|spi_tx_component|tx_buf~23, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[10]_NEW_REG40\, spi_controller_1|spi_tx_component|tx_buf[10]_NEW_REG40, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[10]_OTERM39~feeder\, spi_controller_1|spi_tx_component|tx_buf[10]_OTERM39~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[10]_NEW_REG38\, spi_controller_1|spi_tx_component|tx_buf[10]_NEW_REG38, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~22\, spi_controller_1|spi_tx_component|tx_buf~22, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[11]_NEW_REG44\, spi_controller_1|spi_tx_component|tx_buf[11]_NEW_REG44, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[11]_OTERM43~feeder\, spi_controller_1|spi_tx_component|tx_buf[11]_OTERM43~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[11]_NEW_REG42\, spi_controller_1|spi_tx_component|tx_buf[11]_NEW_REG42, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~21\, spi_controller_1|spi_tx_component|tx_buf~21, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[12]_NEW_REG48\, spi_controller_1|spi_tx_component|tx_buf[12]_NEW_REG48, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[12]_OTERM47~feeder\, spi_controller_1|spi_tx_component|tx_buf[12]_OTERM47~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[12]_NEW_REG46\, spi_controller_1|spi_tx_component|tx_buf[12]_NEW_REG46, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~20\, spi_controller_1|spi_tx_component|tx_buf~20, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[13]_NEW_REG52\, spi_controller_1|spi_tx_component|tx_buf[13]_NEW_REG52, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[13]_OTERM51~feeder\, spi_controller_1|spi_tx_component|tx_buf[13]_OTERM51~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[13]_NEW_REG50\, spi_controller_1|spi_tx_component|tx_buf[13]_NEW_REG50, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~19\, spi_controller_1|spi_tx_component|tx_buf~19, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[14]_NEW_REG56\, spi_controller_1|spi_tx_component|tx_buf[14]_NEW_REG56, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[14]_OTERM55~feeder\, spi_controller_1|spi_tx_component|tx_buf[14]_OTERM55~feeder, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[14]_NEW_REG54\, spi_controller_1|spi_tx_component|tx_buf[14]_NEW_REG54, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~18\, spi_controller_1|spi_tx_component|tx_buf~18, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf[15]_NEW_REG60\, spi_controller_1|spi_tx_component|tx_buf[15]_NEW_REG60, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|tx_buf~16\, spi_controller_1|spi_tx_component|tx_buf~16, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|SPI_MOSI~2\, spi_controller_1|spi_tx_component|SPI_MOSI~2, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|SPI_MOSI\, spi_controller_1|spi_tx_component|SPI_MOSI, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|SPI_CS~0\, spi_controller_1|spi_tx_component|SPI_CS~0, SPI_Test_projektas, 1
instance = comp, \spi_controller_1|spi_tx_component|SPI_CS\, spi_controller_1|spi_tx_component|SPI_CS, SPI_Test_projektas, 1
instance = comp, \Equal3~6\, Equal3~6, SPI_Test_projektas, 1
instance = comp, \Equal3~7\, Equal3~7, SPI_Test_projektas, 1
instance = comp, \LED_OUT~0\, LED_OUT~0, SPI_Test_projektas, 1
instance = comp, \LED_OUT~reg0\, LED_OUT~reg0, SPI_Test_projektas, 1
instance = comp, \SPI_MOSI~I\, SPI_MOSI, SPI_Test_projektas, 1
instance = comp, \SPI_SCLK~I\, SPI_SCLK, SPI_Test_projektas, 1
instance = comp, \SPI_CS~I\, SPI_CS, SPI_Test_projektas, 1
instance = comp, \LED_OUT~I\, LED_OUT, SPI_Test_projektas, 1
