#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  7 00:20:15 2025
# Process ID: 40616
# Current directory: C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44432 C:\Users\Elliot\Desktop\FPGA\FPGA2\hdl-hdl_2019_r2\projects\fmcomms2\zc706\fmcomms2_zc706.xpr
# Log file: C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/vivado.log
# Journal file: C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Elliot/Desktop/FPGA/FPGA2/ghdl/library', nor could it be found using path 'C:/Users/Elliot/Desktop/FPGA/ghdl/library'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.ip_user_files', nor could it be found using path 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Elliot/Desktop/FPGA/FPGA2/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 828.926 ; gain = 153.973
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_200m_rstgen
Adding component instance block -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding component instance block -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_hdmi_dma
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - sys_audio_clkgen
Adding component instance block -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding component instance block -- analog.com:user:axi_sysid:1.0 - axi_sysid_0
Adding component instance block -- analog.com:user:sysid_rom:1.0 - rom_sys_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_hp0_interconnect
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding component instance block -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding component instance block -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_ad9361_adc_pack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
Adding component instance block -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_ad9361_dac_upack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_hp1_interconnect
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_hp2_interconnect
Successfully read diagram <system> from BD file <C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 938.348 ; gain = 86.805
launch_sdk -workspace C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk -hwspec C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk -hwspec C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.srcs/sources_1/bd/system/system.bd}
reorder_files -fileset constrs_1 -after C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/system_constr.xdc C:/Users/Elliot/Desktop/FPGA/FPGA2/hdl-hdl_2019_r2/projects/fmcomms2/zc706/system_constr.xdc
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 03:19:17 2025...
