Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 28 14:18:09 2021
| Host         : DESKTOP-LII7R1O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_wrapper_control_sets_placed.rpt
| Design       : CSSTE_wrapper
| Device       : xc7k160t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    52 |
|    Minimum number of control sets                        |    52 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    52 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    33 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           15 |
| No           | No                    | Yes                    |              41 |           12 |
| No           | Yes                   | No                     |              25 |           10 |
| Yes          | No                    | No                     |              87 |           34 |
| Yes          | No                    | Yes                    |              44 |           17 |
| Yes          | Yes                   | No                     |              74 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                       Enable Signal                       |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-----------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  CSSTE_i/U8/inst/Clk_CPU        |                                                           | CSSTE_i/U9/inst/rst                                      |                1 |              1 |         1.00 |
|  CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/SCPUC_0/inst/DATAPATH/PC_out18_out                | CSSTE_i/U9/inst/rst                                      |                1 |              1 |         1.00 |
|  CSSTE_i/U8/inst/clkdiv_BUFG[6] |                                                           |                                                          |                1 |              1 |         1.00 |
|  CSSTE_i/U8/inst/clkdiv_BUFG[6] |                                                           | CSSTE_i/U9/inst/rst                                      |                1 |              1 |         1.00 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U6/inst/M2/EN_i_1_n_0                             | CSSTE_i/U9/inst/rst                                      |                1 |              1 |         1.00 |
| ~CSSTE_i/U8/inst/Clk_CPU        |                                                           |                                                          |                3 |              3 |         1.00 |
| ~CSSTE_i/U8/inst/Clk_CPU        |                                                           | CSSTE_i/U9/inst/rst                                      |                1 |              4 |         4.00 |
| ~CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U7/inst/LED_P2S/shift_count[3]_i_1_n_0            | CSSTE_i/U9/inst/rst                                      |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U6/inst/M2/shift_count[5]_i_1_n_0                 | CSSTE_i/U9/inst/rst                                      |                1 |              6 |         6.00 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U9/inst/pulse_out[3]_i_2_n_0                      |                                                          |                4 |              7 |         1.75 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[8]_1     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[9]_3     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[9]_0     |                                                          |                3 |             10 |         3.33 |
|  CSSTE_i/U8/inst/clkdiv_BUFG[1] | CSSTE_i/VGA_0/inst/vga_controller/v_count[9]_i_1_n_0      | CSSTE_i/U9/inst/rst                                      |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[9]_2     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[7]_3     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[8]_2     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[10]_1    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[10]_4    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[10]_6    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[11]_0    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[10]_5    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[11]_1    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[11]_3    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[11]_6    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[11]_2    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[11]_5    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[11]_7    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[10]_2    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[10]_3    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[3]_rep_0 |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[6]_0     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[6]_1     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[6]_2     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[6]_3     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[10]_0    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[7]_0     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[7]_1     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[11]_4    |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[8]_0     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[8]_3     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[9]_1     |                                                          |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr_reg[7]_2     |                                                          |                3 |             10 |         3.33 |
|  CSSTE_i/U8/inst/clkdiv_BUFG[1] |                                                           | CSSTE_i/U9/inst/rst                                      |                7 |             12 |         1.71 |
|  clk_100mhz_IBUF_BUFG           |                                                           | CSSTE_i/VGA_0/inst/vga_debugger/display_addr[11]_i_1_n_0 |                3 |             13 |         4.33 |
| ~CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U7/inst/LED_P2S/buffer[0]_i_1_n_0                 |                                                          |                2 |             16 |         8.00 |
|  CSSTE_i/U8/inst/clkdiv_BUFG[6] | CSSTE_i/U10/inst/counter0[31]                             | CSSTE_i/U9/inst/rst                                      |               13 |             32 |         2.46 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U9/inst/rst_counter[0]_i_1_n_0                    | CSSTE_i/U9/inst/counter[0]_i_1_n_0                       |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U9/inst/sel                                       | CSSTE_i/U9/inst/counter[0]_i_1_n_0                       |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG           |                                                           | CSSTE_i/U9/inst/rst                                      |                9 |             35 |         3.89 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U6/inst/M2/buffer[0]_i_1_n_0                      |                                                          |               28 |             64 |         2.29 |
|  clk_100mhz_IBUF_BUFG           |                                                           |                                                          |               91 |            346 |         3.80 |
+---------------------------------+-----------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


