-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_bf16add_fast is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    a_bits : IN STD_LOGIC_VECTOR (15 downto 0);
    b_bits : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_bf16add_fast is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_7F81 : STD_LOGIC_VECTOR (15 downto 0) := "0111111110000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_FFFFFFF0 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_FE : STD_LOGIC_VECTOR (15 downto 0) := "0000000011111110";
    constant ap_const_lv16_7F80 : STD_LOGIC_VECTOR (15 downto 0) := "0111111110000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal b_bits_read_reg_1059 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal a_bits_read_reg_1065 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln134_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_reg_1071 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1079 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_reg_1085 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln138_fu_240_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln138_reg_1091 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln145_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_reg_1096 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln166_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln166_reg_1102 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_reg_1107 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_reg_1113 : STD_LOGIC_VECTOR (0 downto 0);
    signal sticky_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sticky_reg_1118 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_3_fu_584_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal maxe_3_reg_1123 : STD_LOGIC_VECTOR (8 downto 0);
    signal M_1_fu_608_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal M_1_reg_1130 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_1136 : STD_LOGIC_VECTOR (0 downto 0);
    signal lz_fu_636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lz_reg_1141 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ma_fu_106_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mb_fu_102_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ea_fu_126_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal eb_fu_136_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_172_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln144_fu_182_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln_fu_196_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln142_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln138_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln138_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln138_1_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_248_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_264_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_1_fu_258_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln1_fu_272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln158_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln4_fu_292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln129_fu_146_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln158_fu_314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln158_1_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln158_1_fu_306_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln129_1_fu_150_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln158_1_fu_330_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln162_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln163_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ea1_fu_352_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal eb1_fu_366_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln166_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln167_fu_394_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_1_fu_398_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_fu_402_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_1_fu_408_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal diff_fu_414_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln178_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal A_fu_322_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_fu_338_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_1_fu_446_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal maxe_fu_386_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal maxe_1_fu_458_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_470_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_1_fu_438_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln_fu_492_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln184_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln184_fu_502_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_fu_422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln191_fu_514_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln191_fu_520_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln191_fu_524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal lost_fu_530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167cast_fu_542_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_aln_fu_506_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_aln_1_fu_546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_aln_2_fu_552_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln181_fu_560_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln178_1_fu_454_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal M_fu_564_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln166_fu_466_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_fu_570_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_2_fu_578_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln5_fu_592_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln221_fu_602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln210_fu_616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_628_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln182_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln227_fu_675_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln227_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln227_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lz_1_fu_689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lz_1cast_fu_696_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln221_fu_657_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln229_fu_705_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln224_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln226_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln224_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln226_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln224_1_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln226_1_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_4_fu_709_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln224_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_5_fu_733_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal M_2_fu_700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal M_3_fu_755_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal frac_keep_fu_770_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sticky_1_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln244_fu_802_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_794_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_812_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln244_fu_806_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln2_fu_822_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln244_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal round_up_fu_762_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal round_up_2_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal round_up_3_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln242_fu_856_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln235_fu_790_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln248_1_fu_864_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rounded_fu_868_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal maxe_6_fu_747_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_7_fu_888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln248_1_fu_874_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln248_fu_860_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln8_fu_780_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln9_fu_902_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln251_fu_912_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal maxe_8_fu_894_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln23_fu_932_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal m7_fu_918_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln142_1_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln145_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln172_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln174_fu_642_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln3_fu_936_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln135_fu_972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln172_fu_964_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln135_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln142_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln135_1_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_2_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln135_fu_976_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln134_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln145_fu_1010_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln172_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln254_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln172_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln254_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln142_fu_1027_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                M_1_reg_1130 <= M_1_fu_608_p3;
                a_bits_read_reg_1065 <= a_bits;
                b_bits_read_reg_1059 <= b_bits;
                icmp_ln134_reg_1071 <= icmp_ln134_fu_154_p2;
                icmp_ln135_reg_1079 <= icmp_ln135_fu_160_p2;
                icmp_ln145_reg_1096 <= icmp_ln145_fu_280_p2;
                icmp_ln172_reg_1107 <= icmp_ln172_fu_426_p2;
                icmp_ln182_reg_1113 <= icmp_ln182_fu_480_p2;
                lz_reg_1141 <= lz_fu_636_p2;
                maxe_3_reg_1123 <= maxe_3_fu_584_p3;
                or_ln142_reg_1085 <= or_ln142_fu_210_p2;
                select_ln138_reg_1091 <= select_ln138_fu_240_p3;
                sticky_reg_1118 <= sticky_fu_536_p2;
                tmp_11_reg_1136 <= M_1_fu_608_p3(15 downto 15);
                xor_ln166_reg_1102 <= xor_ln166_fu_380_p2;
            end if;
        end if;
    end process;
    A_1_fu_446_p3 <= 
        B_fu_338_p3 when (icmp_ln178_fu_432_p2(0) = '1') else 
        A_fu_322_p3;
    A_fu_322_p3 <= (select_ln158_fu_314_p3 & ap_const_lv8_0);
    B_1_fu_438_p3 <= 
        A_fu_322_p3 when (icmp_ln178_fu_432_p2(0) = '1') else 
        B_fu_338_p3;
    B_aln_1_fu_546_p2 <= std_logic_vector(shift_right(unsigned(B_1_fu_438_p3),to_integer(unsigned('0' & sext_ln167cast_fu_542_p1(16-1 downto 0)))));
    B_aln_2_fu_552_p3 <= 
        B_aln_fu_506_p3 when (icmp_ln182_fu_480_p2(0) = '1') else 
        B_aln_1_fu_546_p2;
    B_aln_fu_506_p3 <= 
        B_1_fu_438_p3 when (icmp_ln184_fu_486_p2(0) = '1') else 
        zext_ln184_fu_502_p1;
    B_fu_338_p3 <= (select_ln158_1_fu_330_p3 & ap_const_lv8_0);
    M_1_fu_608_p3 <= 
        trunc_ln5_fu_592_p4 when (tmp_10_fu_570_p3(0) = '1') else 
        add_ln221_fu_602_p2;
    M_2_fu_700_p2 <= std_logic_vector(shift_left(unsigned(M_1_reg_1130),to_integer(unsigned('0' & lz_1cast_fu_696_p1(16-1 downto 0)))));
    M_3_fu_755_p3 <= 
        M_2_fu_700_p2 when (and_ln226_1_fu_727_p2(0) = '1') else 
        M_1_reg_1130;
    M_fu_564_p2 <= std_logic_vector(unsigned(zext_ln181_fu_560_p1) + unsigned(zext_ln178_1_fu_454_p1));
    add_ln191_fu_524_p2 <= std_logic_vector(unsigned(trunc_ln191_fu_520_p1) + unsigned(ap_const_lv16_FFFF));
    add_ln221_fu_602_p2 <= std_logic_vector(unsigned(B_aln_2_fu_552_p3) + unsigned(A_1_fu_446_p3));
    add_ln248_1_fu_874_p2 <= std_logic_vector(unsigned(zext_ln248_1_fu_864_p1) + unsigned(frac_keep_fu_770_p4));
    add_ln251_fu_912_p2 <= std_logic_vector(unsigned(zext_ln248_fu_860_p1) + unsigned(trunc_ln8_fu_780_p4));
    and_ln135_1_fu_988_p2 <= (xor_ln135_fu_983_p2 and icmp_ln134_reg_1071);
    and_ln135_fu_972_p2 <= (icmp_ln135_reg_1079 and icmp_ln134_reg_1071);
    and_ln138_1_fu_234_p2 <= (icmp_ln142_fu_166_p2 and and_ln138_fu_228_p2);
    and_ln138_fu_228_p2 <= (xor_ln138_fu_222_p2 and icmp_ln138_fu_216_p2);
    and_ln142_fu_1022_p2 <= (xor_ln134_fu_1017_p2 and or_ln142_reg_1085);
    and_ln145_fu_999_p2 <= (xor_ln142_fu_993_p2 and icmp_ln145_reg_1096);
    and_ln172_fu_959_p2 <= (xor_ln145_fu_953_p2 and icmp_ln172_reg_1107);
    and_ln224_fu_741_p2 <= (xor_ln224_1_fu_660_p2 and icmp_ln224_fu_665_p2);
    and_ln226_1_fu_727_p2 <= (xor_ln224_1_fu_660_p2 and and_ln226_fu_721_p2);
    and_ln226_fu_721_p2 <= (xor_ln224_fu_715_p2 and icmp_ln226_fu_670_p2);
    and_ln254_fu_1045_p2 <= (xor_ln172_fu_1039_p2 and icmp_ln254_fu_926_p2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= 
        ap_const_lv16_7F80 when (and_ln254_fu_1045_p2(0) = '1') else 
        select_ln142_fu_1027_p3;
    diff_fu_414_p3 <= 
        sub_ln167_fu_402_p2 when (xor_ln166_fu_380_p2(0) = '1') else 
        sub_ln167_1_fu_408_p2;
    ea1_fu_352_p3 <= 
        ap_const_lv8_1 when (icmp_ln162_fu_346_p2(0) = '1') else 
        ea_fu_126_p4;
    ea_fu_126_p4 <= a_bits(14 downto 7);
    eb1_fu_366_p3 <= 
        ap_const_lv8_1 when (icmp_ln163_fu_360_p2(0) = '1') else 
        eb_fu_136_p4;
    eb_fu_136_p4 <= b_bits(14 downto 7);
    frac_keep_fu_770_p4 <= M_3_fu_755_p3(15 downto 8);
    icmp_ln134_fu_154_p2 <= "1" when (ea_fu_126_p4 = ap_const_lv8_FF) else "0";
    icmp_ln135_fu_160_p2 <= "1" when (ma_fu_106_p1 = ap_const_lv7_0) else "0";
    icmp_ln138_fu_216_p2 <= "1" when (mb_fu_102_p1 = ap_const_lv7_0) else "0";
    icmp_ln142_fu_166_p2 <= "1" when (eb_fu_136_p4 = ap_const_lv8_FF) else "0";
    icmp_ln144_fu_204_p2 <= "1" when (or_ln_fu_196_p3 = ap_const_lv8_0) else "0";
    icmp_ln145_fu_280_p2 <= "1" when (or_ln1_fu_272_p3 = ap_const_lv8_0) else "0";
    icmp_ln158_1_fu_300_p2 <= "0" when (eb_fu_136_p4 = ap_const_lv8_0) else "1";
    icmp_ln158_fu_286_p2 <= "0" when (ea_fu_126_p4 = ap_const_lv8_0) else "1";
    icmp_ln162_fu_346_p2 <= "1" when (ea_fu_126_p4 = ap_const_lv8_0) else "0";
    icmp_ln163_fu_360_p2 <= "1" when (eb_fu_136_p4 = ap_const_lv8_0) else "0";
    icmp_ln166_fu_374_p2 <= "1" when (unsigned(ea1_fu_352_p3) < unsigned(eb1_fu_366_p3)) else "0";
    icmp_ln172_fu_426_p2 <= "1" when (signed(diff_fu_414_p3) > signed(ap_const_lv9_B)) else "0";
    icmp_ln178_fu_432_p2 <= "1" when (unsigned(ea1_fu_352_p3) < unsigned(eb1_fu_366_p3)) else "0";
    icmp_ln182_fu_480_p2 <= "1" when (signed(tmp_9_fu_470_p4) < signed(ap_const_lv8_1)) else "0";
    icmp_ln184_fu_486_p2 <= "1" when (diff_fu_414_p3 = ap_const_lv9_0) else "0";
    icmp_ln224_fu_665_p2 <= "1" when (maxe_3_reg_1123 = ap_const_lv9_0) else "0";
    icmp_ln226_fu_670_p2 <= "1" when (signed(lz_reg_1141) > signed(ap_const_lv32_0)) else "0";
    icmp_ln227_fu_678_p2 <= "1" when (signed(lz_reg_1141) < signed(zext_ln227_fu_675_p1)) else "0";
    icmp_ln244_fu_830_p2 <= "0" when (or_ln2_fu_822_p3 = ap_const_lv7_0) else "1";
    icmp_ln254_fu_926_p2 <= "1" when (unsigned(maxe_8_fu_894_p3) > unsigned(ap_const_lv16_FE)) else "0";
    lost_fu_530_p2 <= (add_ln191_fu_524_p2 and B_1_fu_438_p3);
    lshr_ln_fu_492_p4 <= B_1_fu_438_p3(15 downto 1);
    lz_1_fu_689_p3 <= 
        zext_ln227_fu_675_p1 when (xor_ln227_fu_683_p2(0) = '1') else 
        lz_reg_1141;
    lz_1cast_fu_696_p1 <= lz_1_fu_689_p3(16 - 1 downto 0);
    lz_fu_636_p2 <= std_logic_vector(unsigned(tmp_fu_628_p3) + unsigned(ap_const_lv32_FFFFFFF0));
    m7_fu_918_p3 <= 
        trunc_ln9_fu_902_p4 when (tmp_15_fu_880_p3(0) = '1') else 
        add_ln251_fu_912_p2;
    ma_fu_106_p1 <= a_bits(7 - 1 downto 0);
    maxe_1_fu_458_p3 <= 
        eb_fu_136_p4 when (icmp_ln178_fu_432_p2(0) = '1') else 
        maxe_fu_386_p3;
    maxe_2_fu_578_p2 <= std_logic_vector(unsigned(zext_ln166_fu_466_p1) + unsigned(ap_const_lv9_1));
    maxe_3_fu_584_p3 <= 
        maxe_2_fu_578_p2 when (tmp_10_fu_570_p3(0) = '1') else 
        zext_ln166_fu_466_p1;
    maxe_4_fu_709_p2 <= std_logic_vector(unsigned(zext_ln221_fu_657_p1) - unsigned(trunc_ln229_fu_705_p1));
    maxe_5_fu_733_p3 <= 
        maxe_4_fu_709_p2 when (and_ln226_1_fu_727_p2(0) = '1') else 
        zext_ln221_fu_657_p1;
    maxe_6_fu_747_p3 <= 
        ap_const_lv16_0 when (and_ln224_fu_741_p2(0) = '1') else 
        maxe_5_fu_733_p3;
    maxe_7_fu_888_p2 <= std_logic_vector(unsigned(maxe_6_fu_747_p3) + unsigned(ap_const_lv16_1));
    maxe_8_fu_894_p3 <= 
        maxe_7_fu_888_p2 when (tmp_15_fu_880_p3(0) = '1') else 
        maxe_6_fu_747_p3;
    maxe_fu_386_p3 <= 
        ea_fu_126_p4 when (xor_ln166_fu_380_p2(0) = '1') else 
        eb_fu_136_p4;
    mb_fu_102_p1 <= b_bits(7 - 1 downto 0);
    or_ln142_1_fu_944_p2 <= (or_ln142_reg_1085 or icmp_ln134_reg_1071);
    or_ln142_fu_210_p2 <= (icmp_ln144_fu_204_p2 or icmp_ln142_fu_166_p2);
    or_ln144_fu_182_p2 <= (trunc_ln1_fu_172_p4 or ma_fu_106_p1);
    or_ln145_1_fu_258_p2 <= (trunc_ln2_fu_248_p4 or mb_fu_102_p1);
    or_ln145_2_fu_1004_p2 <= (and_ln145_fu_999_p2 or and_ln135_1_fu_988_p2);
    or_ln145_fu_948_p2 <= (or_ln142_1_fu_944_p2 or icmp_ln145_reg_1096);
    or_ln158_1_fu_306_p3 <= (ap_const_lv1_1 & mb_fu_102_p1);
    or_ln172_fu_1034_p2 <= (or_ln145_fu_948_p2 or icmp_ln172_reg_1107);
    or_ln1_fu_272_p3 <= (tmp_8_fu_264_p3 & or_ln145_1_fu_258_p2);
    or_ln244_fu_806_p2 <= (trunc_ln244_fu_802_p1 or tmp_s_fu_794_p3);
    or_ln2_fu_822_p3 <= (tmp_13_fu_812_p4 & or_ln244_fu_806_p2);
    or_ln3_fu_936_p3 <= (trunc_ln23_fu_932_p1 & m7_fu_918_p3);
    or_ln4_fu_292_p3 <= (ap_const_lv1_1 & ma_fu_106_p1);
    or_ln_fu_196_p3 <= (tmp_7_fu_188_p3 & or_ln144_fu_182_p2);
    round_up_2_fu_836_p2 <= (round_up_fu_762_p3 or icmp_ln244_fu_830_p2);
    round_up_3_fu_850_p2 <= (tmp_14_fu_842_p3 and round_up_2_fu_836_p2);
    round_up_fu_762_p3 <= M_3_fu_755_p3(8 downto 8);
    rounded_fu_868_p2 <= std_logic_vector(unsigned(zext_ln242_fu_856_p1) + unsigned(zext_ln235_fu_790_p1));
    select_ln135_fu_976_p3 <= 
        select_ln138_reg_1091 when (and_ln135_fu_972_p2(0) = '1') else 
        select_ln172_fu_964_p3;
    select_ln138_fu_240_p3 <= 
        ap_const_lv16_7F81 when (and_ln138_1_fu_234_p2(0) = '1') else 
        a_bits;
    select_ln142_fu_1027_p3 <= 
        b_bits_read_reg_1059 when (and_ln142_fu_1022_p2(0) = '1') else 
        select_ln145_fu_1010_p3;
    select_ln145_fu_1010_p3 <= 
        a_bits_read_reg_1065 when (or_ln145_2_fu_1004_p2(0) = '1') else 
        select_ln135_fu_976_p3;
    select_ln158_1_fu_330_p3 <= 
        or_ln158_1_fu_306_p3 when (icmp_ln158_1_fu_300_p2(0) = '1') else 
        zext_ln129_1_fu_150_p1;
    select_ln158_fu_314_p3 <= 
        or_ln4_fu_292_p3 when (icmp_ln158_fu_286_p2(0) = '1') else 
        zext_ln129_fu_146_p1;
    select_ln172_fu_964_p3 <= 
        select_ln174_fu_642_p3 when (and_ln172_fu_959_p2(0) = '1') else 
        or_ln3_fu_936_p3;
    select_ln174_fu_642_p3 <= 
        a_bits_read_reg_1065 when (xor_ln166_reg_1102(0) = '1') else 
        b_bits_read_reg_1059;
        sext_ln167_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(diff_fu_414_p3),32));

    sext_ln167cast_fu_542_p1 <= sext_ln167_fu_422_p1(16 - 1 downto 0);
    shl_ln191_fu_514_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & sext_ln167_fu_422_p1(31-1 downto 0)))));
    sticky_1_fu_652_p2 <= (xor_ln182_fu_647_p2 and sticky_reg_1118);
    sticky_fu_536_p2 <= "0" when (lost_fu_530_p2 = ap_const_lv16_0) else "1";
    sub_ln167_1_fu_408_p2 <= std_logic_vector(unsigned(zext_ln167_1_fu_398_p1) - unsigned(zext_ln167_fu_394_p1));
    sub_ln167_fu_402_p2 <= std_logic_vector(unsigned(zext_ln167_fu_394_p1) - unsigned(zext_ln167_1_fu_398_p1));
    tmp_10_fu_570_p3 <= M_fu_564_p2(16 downto 16);
    tmp_13_fu_812_p4 <= M_3_fu_755_p3(6 downto 2);
    tmp_14_fu_842_p3 <= M_3_fu_755_p3(7 downto 7);
    tmp_15_fu_880_p3 <= rounded_fu_868_p2(8 downto 8);
    tmp_5_fu_110_p3 <= a_bits(15 downto 15);
    tmp_6_fu_118_p3 <= b_bits(15 downto 15);
    tmp_7_fu_188_p3 <= a_bits(14 downto 14);
    tmp_8_fu_264_p3 <= b_bits(14 downto 14);
    tmp_9_fu_470_p4 <= diff_fu_414_p3(8 downto 1);
    
    tmp_fu_628_p3_proc : process(zext_ln210_fu_616_p1)
    begin
        tmp_fu_628_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 32 - 1 downto 0 loop
            if zext_ln210_fu_616_p1(i) = '1' then
                tmp_fu_628_p3 <= std_logic_vector(to_unsigned(32-1-i,32));
                exit;
            end if;
        end loop;
    end process;

    tmp_s_fu_794_p3 <= (ap_const_lv1_0 & sticky_1_fu_652_p2);
    trunc_ln191_fu_520_p1 <= shl_ln191_fu_514_p2(16 - 1 downto 0);
    trunc_ln1_fu_172_p4 <= a_bits(13 downto 7);
    trunc_ln229_fu_705_p1 <= lz_1_fu_689_p3(16 - 1 downto 0);
    trunc_ln23_fu_932_p1 <= maxe_8_fu_894_p3(9 - 1 downto 0);
    trunc_ln244_fu_802_p1 <= M_3_fu_755_p3(2 - 1 downto 0);
    trunc_ln2_fu_248_p4 <= b_bits(13 downto 7);
    trunc_ln5_fu_592_p4 <= M_fu_564_p2(16 downto 1);
    trunc_ln8_fu_780_p4 <= M_3_fu_755_p3(14 downto 8);
    trunc_ln9_fu_902_p4 <= add_ln248_1_fu_874_p2(7 downto 1);
    xor_ln134_fu_1017_p2 <= (icmp_ln134_reg_1071 xor ap_const_lv1_1);
    xor_ln135_fu_983_p2 <= (icmp_ln135_reg_1079 xor ap_const_lv1_1);
    xor_ln138_fu_222_p2 <= (tmp_6_fu_118_p3 xor tmp_5_fu_110_p3);
    xor_ln142_fu_993_p2 <= (or_ln142_1_fu_944_p2 xor ap_const_lv1_1);
    xor_ln145_fu_953_p2 <= (or_ln145_fu_948_p2 xor ap_const_lv1_1);
    xor_ln166_fu_380_p2 <= (icmp_ln166_fu_374_p2 xor ap_const_lv1_1);
    xor_ln172_fu_1039_p2 <= (or_ln172_fu_1034_p2 xor ap_const_lv1_1);
    xor_ln182_fu_647_p2 <= (icmp_ln182_reg_1113 xor ap_const_lv1_1);
    xor_ln224_1_fu_660_p2 <= (tmp_11_reg_1136 xor ap_const_lv1_1);
    xor_ln224_fu_715_p2 <= (icmp_ln224_fu_665_p2 xor ap_const_lv1_1);
    xor_ln227_fu_683_p2 <= (icmp_ln227_fu_678_p2 xor ap_const_lv1_1);
    zext_ln129_1_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mb_fu_102_p1),8));
    zext_ln129_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ma_fu_106_p1),8));
    zext_ln166_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(maxe_1_fu_458_p3),9));
    zext_ln167_1_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eb1_fu_366_p3),9));
    zext_ln167_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ea1_fu_352_p3),9));
    zext_ln178_1_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A_1_fu_446_p3),17));
    zext_ln181_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_aln_2_fu_552_p3),17));
    zext_ln184_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_492_p4),16));
    zext_ln210_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(M_1_fu_608_p3),32));
    zext_ln221_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(maxe_3_reg_1123),16));
    zext_ln227_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(maxe_3_reg_1123),32));
    zext_ln235_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(frac_keep_fu_770_p4),9));
    zext_ln242_fu_856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(round_up_3_fu_850_p2),9));
    zext_ln248_1_fu_864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(round_up_3_fu_850_p2),8));
    zext_ln248_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(round_up_3_fu_850_p2),7));
end behav;
