<stg><name>my_tanh</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="1" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="6" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="13" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %icmp_ln16 = icmp_eq  i16 %x_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:2 %br_ln16 = br i1 %icmp_ln16, void %if.end.i.i, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.end.i.i:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i:1 %sub_ln16 = sub i16 0, i16 %x_read

]]></Node>
<StgValue><ssdm name="sub_ln16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end.i.i:2 %select_ln16 = select i1 %tmp, i16 %sub_ln16, i16 %x_read

]]></Node>
<StgValue><ssdm name="select_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
if.end.i.i:3 %tmp_1 = ctlz i16 @llvm.ctlz.i16, i16 %select_ln16, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="16">
<![CDATA[
if.end.i.i:4 %trunc_ln16 = trunc i16 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="4">
<![CDATA[
if.end.i.i:5 %zext_ln16 = zext i4 %trunc_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end.i.i:7 %sub_ln16_2 = sub i5 16, i5 %zext_ln16

]]></Node>
<StgValue><ssdm name="sub_ln16_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="5">
<![CDATA[
if.end.i.i:8 %zext_ln16_3 = zext i5 %sub_ln16_2

]]></Node>
<StgValue><ssdm name="zext_ln16_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i:11 %sub_ln16_3 = sub i6 54, i6 %zext_ln16_3

]]></Node>
<StgValue><ssdm name="sub_ln16_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end.i.i:6 %sub_ln16_1 = sub i5 8, i5 %zext_ln16

]]></Node>
<StgValue><ssdm name="sub_ln16_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i:9 %zext_ln16_1 = zext i16 %select_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
if.end.i.i:12 %zext_ln16_2 = zext i6 %sub_ln16_3

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i.i:13 %shl_ln16 = shl i64 %zext_ln16_1, i64 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="shl_ln16"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i:14 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %shl_ln16, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="63">
<![CDATA[
if.end.i.i:15 %zext_ln16_5 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln16_5"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end.i.i:16 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln16, i32 54

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
if.end.i.i:17 %select_ln16_1 = select i1 %tmp_4, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln16_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="5">
<![CDATA[
if.end.i.i:18 %sext_ln16 = sext i5 %sub_ln16_1

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i:19 %add_ln16 = add i11 %select_ln16_1, i11 %sext_ln16

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
if.end.i.i:20 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp, i11 %add_ln16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.end.i.i:21 %LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln16_5, i12 %tmp_2, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
if.end.i.i:22 %bitcast_ln767 = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln767"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i.i:23 %tmp_9 = fcmp_ogt  i64 %bitcast_ln767, i64 1.5

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="40" op_0_bw="16">
<![CDATA[
if.end.i.i:10 %zext_ln16_4 = zext i16 %select_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_4"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i.i:23 %tmp_9 = fcmp_ogt  i64 %bitcast_ln767, i64 1.5

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i:24 %br_ln16 = br i1 %tmp_9, void %cond.end37.i.i46, void %return

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
cond.end37.i.i46:0 %tmp_s = fcmp_olt  i64 %bitcast_ln767, i64 -1.5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
cond.end37.i.i46:0 %tmp_s = fcmp_olt  i64 %bitcast_ln767, i64 -1.5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.end37.i.i46:1 %br_ln17 = br i1 %tmp_s, void %cond.end37.i.i111, void %return

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
cond.end37.i.i111:0 %sub_ln22 = sub i5 25, i5 %sub_ln16_2

]]></Node>
<StgValue><ssdm name="sub_ln22"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="5">
<![CDATA[
cond.end37.i.i111:1 %zext_ln22 = zext i5 %sub_ln22

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
cond.end37.i.i111:2 %shl_ln22 = shl i40 %zext_ln16_4, i40 %zext_ln22

]]></Node>
<StgValue><ssdm name="shl_ln22"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="39" op_0_bw="39" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
cond.end37.i.i111:3 %lshr_ln1 = partselect i39 @_ssdm_op_PartSelect.i39.i40.i32.i32, i40 %shl_ln22, i32 1, i32 39

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="39">
<![CDATA[
cond.end37.i.i111:4 %zext_ln22_2 = zext i39 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
cond.end37.i.i111:5 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %shl_ln22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
cond.end37.i.i111:6 %select_ln22 = select i1 %tmp_6, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
cond.end37.i.i111:7 %sext_ln22 = sext i5 %sub_ln16_1

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end37.i.i111:8 %add_ln22 = add i8 %select_ln22, i8 %sext_ln22

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
cond.end37.i.i111:9 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln22

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
cond.end37.i.i111:10 %pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln22_2, i9 %tmp_3, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
cond.end37.i.i111:11 %LD_1 = trunc i64 %pi_assign

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
cond.end37.i.i111:12 %bitcast_ln777 = bitcast i32 %LD_1

]]></Node>
<StgValue><ssdm name="bitcast_ln777"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
cond.end37.i.i111:13 %br_ln22 = br void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:0 %x_assign = phi i32 %bitcast_ln777, void %cond.end37.i.i111, i32 0, void %entry

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:1 %tmp_5 = call i32 @generic_tanh<float>, i32 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:1 %tmp_5 = call i32 @generic_tanh<float>, i32 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:2 %pf = fpext i32 %tmp_5

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="67" st_id="11" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:2 %pf = fpext i32 %tmp_5

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:3 %bitcast_ln735 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln735"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="63" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:4 %trunc_ln22 = trunc i64 %bitcast_ln735

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:5 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln735, i32 63

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:6 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln735, i32 52

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="52" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:8 %trunc_ln22_1 = trunc i64 %bitcast_ln735

]]></Node>
<StgValue><ssdm name="trunc_ln22_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="11">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:7 %zext_ln22_1 = zext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:9 %zext_ln22_4_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln22_4_cast"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="54" op_0_bw="53">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:10 %zext_ln22_4 = zext i53 %zext_ln22_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln22_4"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:11 %sub_ln22_1 = sub i54 0, i54 %zext_ln22_4

]]></Node>
<StgValue><ssdm name="sub_ln22_1"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:12 %select_ln22_1 = select i1 %tmp_8, i54 %sub_ln22_1, i54 %zext_ln22_4

]]></Node>
<StgValue><ssdm name="select_ln22_1"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:13 %icmp_ln22 = icmp_eq  i63 %trunc_ln22, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:14 %br_ln22 = br i1 %icmp_ln22, void %if.else.i, void %return

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else.i:0 %sub_ln22_2 = sub i12 1075, i12 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="sub_ln22_2"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="12">
<![CDATA[
if.else.i:1 %trunc_ln22_2 = trunc i12 %sub_ln22_2

]]></Node>
<StgValue><ssdm name="trunc_ln22_2"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else.i:2 %icmp_ln22_1 = icmp_sgt  i12 %sub_ln22_2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i:3 %add_ln22_1 = add i11 %trunc_ln22_2, i11 2040

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i:4 %sub_ln22_3 = sub i11 8, i11 %trunc_ln22_2

]]></Node>
<StgValue><ssdm name="sub_ln22_3"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
if.else.i:5 %select_ln22_2 = select i1 %icmp_ln22_1, i11 %add_ln22_1, i11 %sub_ln22_3

]]></Node>
<StgValue><ssdm name="select_ln22_2"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else.i:6 %icmp_ln22_2 = icmp_eq  i12 %sub_ln22_2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln22_2"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:7 %br_ln22 = br i1 %icmp_ln22_2, void %if.else37.i, void %if.then33.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else37.i:0 %br_ln22 = br i1 %icmp_ln22_1, void %if.else50.i, void %if.then39.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="54">
<![CDATA[
if.else50.i:0 %trunc_ln22_5 = trunc i54 %select_ln22_1

]]></Node>
<StgValue><ssdm name="trunc_ln22_5"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else50.i:1 %tmp_10 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %select_ln22_2, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.else50.i:2 %icmp_ln22_4 = icmp_eq  i7 %tmp_10, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_4"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="11">
<![CDATA[
if.else50.i:3 %select_ln22_2cast = zext i11 %select_ln22_2

]]></Node>
<StgValue><ssdm name="select_ln22_2cast"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else50.i:4 %shl_ln22_1 = shl i16 %trunc_ln22_5, i16 %select_ln22_2cast

]]></Node>
<StgValue><ssdm name="shl_ln22_1"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.else50.i:5 %select_ln22_4 = select i1 %icmp_ln22_4, i16 %shl_ln22_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln22_4"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
if.else50.i:6 %br_ln22 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="96" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then39.i:0 %icmp_ln22_3 = icmp_ult  i11 %select_ln22_2, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln22_3"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then39.i:1 %select_ln22_5 = select i1 %tmp_8, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln22_5"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="54" op_0_bw="11">
<![CDATA[
if.then39.i:2 %zext_ln22_3 = zext i11 %select_ln22_2

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.then39.i:3 %ashr_ln22 = ashr i54 %select_ln22_1, i54 %zext_ln22_3

]]></Node>
<StgValue><ssdm name="ashr_ln22"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="54">
<![CDATA[
if.then39.i:4 %trunc_ln22_4 = trunc i54 %ashr_ln22

]]></Node>
<StgValue><ssdm name="trunc_ln22_4"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then39.i:5 %select_ln22_3 = select i1 %icmp_ln22_3, i16 %trunc_ln22_4, i16 %select_ln22_5

]]></Node>
<StgValue><ssdm name="select_ln22_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.then39.i:6 %br_ln22 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
return:0 %agg_result_0 = phi i16 256, void %if.end.i.i, i16 65280, void %cond.end37.i.i46, i16 %trunc_ln22_3, void %if.then33.i, i16 %select_ln22_3, void %if.then39.i, i16 %select_ln22_4, void %if.else50.i, i16 0, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="agg_result_0"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16">
<![CDATA[
return:1 %ret_ln26 = ret i16 %agg_result_0

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="54">
<![CDATA[
if.then33.i:0 %trunc_ln22_3 = trunc i54 %select_ln22_1

]]></Node>
<StgValue><ssdm name="trunc_ln22_3"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then33.i:1 %br_ln22 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
