INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Sol/Digital-System-Design-II/alu32/alu32.sim/sim_1/impl/timing/xsim/alu32TB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-311] analyzing module glbl
