`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 26 2021 20:18:28 KST (Jan 26 2021 11:18:28 UTC)

module bn_addr_gen_Equal_16Ux2U_1U_4_0(in2, in1, out1);
  input [15:0] in2;
  input [1:0] in1;
  output out1;
  wire [15:0] in2;
  wire [1:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5;
  AND4XL g62(.A (n_0), .B (n_2), .C (n_4), .D (n_5), .Y (out1));
  NOR4X1 g63(.A (n_3), .B (n_1), .C (in2[5]), .D (in2[4]), .Y (n_5));
  XNOR2X1 g64(.A (in2[0]), .B (in1[0]), .Y (n_4));
  OR4X1 g68(.A (in2[11]), .B (in2[10]), .C (in2[9]), .D (in2[8]), .Y
       (n_3));
  NOR4X1 g66(.A (in2[15]), .B (in2[14]), .C (in2[13]), .D (in2[12]), .Y
       (n_2));
  OR4X1 g67(.A (in2[7]), .B (in2[6]), .C (in2[3]), .D (in2[2]), .Y
       (n_1));
  XNOR2X1 g65(.A (in2[1]), .B (in1[1]), .Y (n_0));
endmodule


