// Seed: 1348431290
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    output wand id_7,
    input tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri0 id_11
    , id_22,
    input wor id_12,
    input wire id_13,
    output wand id_14,
    input tri0 id_15,
    input wand id_16,
    input tri0 id_17,
    input tri id_18,
    output tri id_19,
    input wire id_20
);
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    output wire id_3,
    input wand id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11
);
  assign id_3 = 1;
  module_0(
      id_10,
      id_3,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_6,
      id_0,
      id_0,
      id_1,
      id_5,
      id_7,
      id_3,
      id_0,
      id_5,
      id_5,
      id_2,
      id_3,
      id_2
  );
  supply0 id_13;
  assign id_13 = 1;
  tri  id_14;
  wire id_15;
  assign id_14 = 1 < id_2;
endmodule
