# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile E:/Quartusexperiment/wys_1780_chap_6_1/simulation/modelsim/wys_1780_chap_6_1.vt
