#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun  1 14:58:24 2024
# Process ID: 25612
# Current directory: C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7624 C:\2024_CA_LAB\LAB\Final_Project\hardware\sim\xsim_peripheral_seg_tb\MIPS_System_SEG_sim\MIPS_System_SEG_sim.xpr
# Log file: C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/vivado.log
# Journal file: C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 952.270 ; gain = 229.461
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'peripheral_tests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim/code.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj peripheral_tests_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xelab -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "peripheral_tests_tb_behav -key {Behavioral:sim_1:Functional:peripheral_tests_tb} -tclbatch {peripheral_tests_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source peripheral_tests_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'peripheral_tests_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 966.988 ; gain = 11.832
open_wave_config {C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_led_tb/peripheral_tests_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'peripheral_tests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim/code.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj peripheral_tests_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xelab -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 966.988 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {6000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\src\rtl\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\src\rtl\MIPS_System.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\testbench\peripheral_tests_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\src\rtl\GPIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\src\rtl\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\src\rtl\MIPS_System.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\testbench\peripheral_tests_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\src\rtl\GPIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\src\rtl\clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\src\rtl\MIPS_System.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\testbench\peripheral_tests_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\2024_CA_LAB\LAB\Final_Project\hardware\src\rtl\GPIO.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'peripheral_tests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim/code.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj peripheral_tests_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xelab -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1067.395 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'peripheral_tests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim/code.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj peripheral_tests_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xelab -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.395 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'peripheral_tests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim/code.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj peripheral_tests_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xelab -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1067.395 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'peripheral_tests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim/code.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj peripheral_tests_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ASYNC_RAM_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASYNC_RAM_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/EXE_MEM_pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ID_EXE_pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/IF_ID_pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MEM_WB_pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_System
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_cpu
INFO: [VRFC 10-2458] undeclared symbol PCSrcD, assumed default net type wire [C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_cpu.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/alu_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/next_pc_logic_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_pc_logic_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/reg_file_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ripple_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/seg7driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/write_back_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_address
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/write_back_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/testbench/peripheral_tests_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheral_tests_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1067.395 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xelab -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_System.v" Line 10. Module MIPS_System doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_cpu.v" Line 1. Module MIPS_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/IF_ID_pipe_reg.v" Line 1. Module IF_ID_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ID_EXE_pipe_reg.v" Line 1. Module ID_EXE_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/EXE_MEM_pipe_reg.v" Line 1. Module EXE_MEM_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MEM_WB_pipe_reg.v" Line 1. Module MEM_WB_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ASYNC_RAM_DP.v" Line 1. Module ASYNC_RAM_DP(MIF_HEX="code.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/GPIO.v" Line 17. Module GPIO doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID_pipe_reg
Compiling module xil_defaultlib.ID_EXE_pipe_reg
Compiling module xil_defaultlib.EXE_MEM_pipe_reg
Compiling module xil_defaultlib.MEM_WB_pipe_reg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.next_pc_logic_pipe
Compiling module xil_defaultlib.reg_file_async
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.alu_32bit
Compiling module xil_defaultlib.write_back_data
Compiling module xil_defaultlib.write_back_address
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.MIPS_cpu
Compiling module xil_defaultlib.ASYNC_RAM_DP(MIF_HEX="code.hex")
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.seg7driver
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.MIPS_System
Compiling module xil_defaultlib.peripheral_tests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot peripheral_tests_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1067.395 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'peripheral_tests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim/code.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj peripheral_tests_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ASYNC_RAM_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASYNC_RAM_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/EXE_MEM_pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ID_EXE_pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/IF_ID_pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MEM_WB_pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_System
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_cpu
INFO: [VRFC 10-2458] undeclared symbol PCSrcD, assumed default net type wire [C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_cpu.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/alu_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/next_pc_logic_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_pc_logic_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/reg_file_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ripple_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/seg7driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/write_back_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_address
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/write_back_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/Final_Project/hardware/testbench/peripheral_tests_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheral_tests_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_seg_tb/MIPS_System_SEG_sim/MIPS_System_SEG_sim.sim/sim_1/behav/xsim'
"xelab -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_System.v" Line 10. Module MIPS_System doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MIPS_cpu.v" Line 1. Module MIPS_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/IF_ID_pipe_reg.v" Line 1. Module IF_ID_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ID_EXE_pipe_reg.v" Line 1. Module ID_EXE_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/EXE_MEM_pipe_reg.v" Line 1. Module EXE_MEM_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/MEM_WB_pipe_reg.v" Line 1. Module MEM_WB_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/ASYNC_RAM_DP.v" Line 1. Module ASYNC_RAM_DP(MIF_HEX="code.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project/hardware/src/rtl/GPIO.v" Line 17. Module GPIO doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID_pipe_reg
Compiling module xil_defaultlib.ID_EXE_pipe_reg
Compiling module xil_defaultlib.EXE_MEM_pipe_reg
Compiling module xil_defaultlib.MEM_WB_pipe_reg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.next_pc_logic_pipe
Compiling module xil_defaultlib.reg_file_async
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.alu_32bit
Compiling module xil_defaultlib.write_back_data
Compiling module xil_defaultlib.write_back_address
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.MIPS_cpu
Compiling module xil_defaultlib.ASYNC_RAM_DP(MIF_HEX="code.hex")
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.seg7driver
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.MIPS_System
Compiling module xil_defaultlib.peripheral_tests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot peripheral_tests_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1067.395 ; gain = 0.000
save_wave_config {C:/2024_CA_LAB/LAB/Final_Project/hardware/sim/xsim_peripheral_led_tb/peripheral_tests_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  1 15:14:18 2024...
