-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Thu Jun  1 17:05:28 2023
-- Host        : INSPIRON-7370 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_2/design_ascon_ascon_core_0_2_sim_netlist.vhdl
-- Design      : design_ascon_ascon_core_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[26]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[18]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[59]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[51]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[45]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[41]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[39]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[34]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[36]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[40]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[60]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant is
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_0\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__14_n_2\ : STD_LOGIC;
  signal \state_out0_carry__14_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_state_out0_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state_out0_carry__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => \state_out_reg[96]\(0),
      DI(3 downto 0) => \state_out_reg[96]\(4 downto 1),
      O(3 downto 0) => add_const_state(3 downto 0),
      S(3 downto 2) => \state_out_reg[36]\(2 downto 1),
      S(1) => \state_out_reg[96]\(2),
      S(0) => \state_out_reg[36]\(0)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(8 downto 5),
      O(3 downto 0) => add_const_state(7 downto 4),
      S(3 downto 2) => \state_out_reg[40]\(1 downto 0),
      S(1 downto 0) => \state_out_reg[96]\(6 downto 5)
    );
\state_out0_carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \state_out_reg[11]\(0)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(12 downto 9),
      O(3 downto 0) => add_const_state(11 downto 8),
      S(3) => \state_out_reg[44]\(1),
      S(2 downto 1) => \state_out_reg[96]\(11 downto 10),
      S(0) => \state_out_reg[44]\(0)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(48 downto 45),
      O(3 downto 0) => add_const_state(47 downto 44),
      S(3 downto 0) => \state_out_reg[96]\(48 downto 45)
    );
\state_out0_carry__10_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \state_out_reg[51]\(2)
    );
\state_out0_carry__10_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \state_out_reg[51]\(1)
    );
\state_out0_carry__10_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \state_out_reg[51]\(0)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(52 downto 49),
      O(3 downto 0) => add_const_state(51 downto 48),
      S(3 downto 0) => \state_out_reg[52]_1\(3 downto 0)
    );
\state_out0_carry__11_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \state_out_reg[52]\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(56 downto 53),
      O(3 downto 0) => add_const_state(55 downto 52),
      S(3) => \state_out_reg[56]_0\(0),
      S(2 downto 0) => \state_out_reg[96]\(55 downto 53)
    );
\state_out0_carry__12_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \state_out_reg[59]\(3)
    );
\state_out0_carry__12_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \state_out_reg[59]\(2)
    );
\state_out0_carry__12_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \state_out_reg[59]\(1)
    );
\state_out0_carry__12_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \state_out_reg[59]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => \state_out0_carry__13_n_0\,
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(60 downto 57),
      O(3 downto 0) => add_const_state(59 downto 56),
      S(3 downto 0) => \state_out_reg[96]\(60 downto 57)
    );
\state_out0_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__13_n_0\,
      CO(3) => \state_out_reg[63]\(0),
      CO(2) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(2),
      CO(1) => \state_out0_carry__14_n_2\,
      CO(0) => \state_out0_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \state_out_reg[96]\(63 downto 61),
      O(3) => \NLW_state_out0_carry__14_O_UNCONNECTED\(3),
      O(2 downto 0) => add_const_state(62 downto 60),
      S(3) => '1',
      S(2 downto 1) => S(1 downto 0),
      S(0) => \state_out_reg[96]\(61)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(16 downto 13),
      O(3 downto 0) => add_const_state(15 downto 12),
      S(3) => \state_out_reg[96]\(16),
      S(2 downto 0) => \state_out_reg[48]\(2 downto 0)
    );
\state_out0_carry__2_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \state_out_reg[18]\(2)
    );
\state_out0_carry__2_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \state_out_reg[18]\(1)
    );
\state_out0_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \state_out_reg[18]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(20 downto 17),
      O(3 downto 0) => add_const_state(19 downto 16),
      S(3) => \state_out_reg[52]_0\(2),
      S(2) => \state_out_reg[96]\(19),
      S(1 downto 0) => \state_out_reg[52]_0\(1 downto 0)
    );
\state_out0_carry__3_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \state_out_reg[23]\(2)
    );
\state_out0_carry__3_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \state_out_reg[23]\(1)
    );
\state_out0_carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \state_out_reg[23]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(24 downto 21),
      O(3 downto 0) => add_const_state(23 downto 20),
      S(3) => \state_out_reg[56]\(2),
      S(2) => \state_out_reg[96]\(23),
      S(1 downto 0) => \state_out_reg[56]\(1 downto 0)
    );
\state_out0_carry__4_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \state_out_reg[26]\(1)
    );
\state_out0_carry__4_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \state_out_reg[26]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(28 downto 25),
      O(3 downto 0) => add_const_state(27 downto 24),
      S(3) => \state_out_reg[96]\(28),
      S(2) => \state_out_reg[60]\(1),
      S(1) => \state_out_reg[96]\(26),
      S(0) => \state_out_reg[60]\(0)
    );
\state_out0_carry__5_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \state_out_reg[31]\(2)
    );
\state_out0_carry__5_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \state_out_reg[31]\(1)
    );
\state_out0_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \state_out_reg[31]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(32 downto 29),
      O(3 downto 0) => add_const_state(31 downto 28),
      S(3) => \state_out_reg[32]\(1),
      S(2) => \state_out_reg[96]\(31),
      S(1) => \state_out_reg[32]\(0),
      S(0) => \state_out_reg[96]\(29)
    );
\state_out0_carry__6_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \state_out_reg[34]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(36 downto 33),
      O(3 downto 0) => add_const_state(35 downto 32),
      S(3 downto 2) => \state_out_reg[36]_0\(2 downto 1),
      S(1) => \state_out_reg[96]\(34),
      S(0) => \state_out_reg[36]_0\(0)
    );
\state_out0_carry__7_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \state_out_reg[39]\(1)
    );
\state_out0_carry__7_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \state_out_reg[39]\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(40 downto 37),
      O(3 downto 0) => add_const_state(39 downto 36),
      S(3) => \state_out_reg[96]\(40),
      S(2 downto 1) => \state_out_reg[40]_0\(1 downto 0),
      S(0) => \state_out_reg[96]\(37)
    );
\state_out0_carry__8_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \state_out_reg[41]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(44 downto 41),
      O(3 downto 0) => add_const_state(43 downto 40),
      S(3 downto 0) => \state_out_reg[44]_0\(3 downto 0)
    );
\state_out0_carry__9_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \state_out_reg[45]\(1)
    );
\state_out0_carry__9_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \state_out_reg[45]\(0)
    );
\state_out0_carry_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \state_out_reg[6]\(1)
    );
\state_out0_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \state_out_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_10 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[56]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[52]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[44]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[39]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[36]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[32]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[27]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[24]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[20]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[40]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[60]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[32]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[36]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[56]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out0_carry__12_0\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_10 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_10;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_10 is
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_0\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__14_n_2\ : STD_LOGIC;
  signal \state_out0_carry__14_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_state_out0_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state_out0_carry__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => add_const_state(3 downto 0),
      S(3) => \state_out_reg[36]_0\(1),
      S(2) => Q(3),
      S(1) => \state_out_reg[36]_0\(0),
      S(0) => Q(1)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => add_const_state(7 downto 4),
      S(3 downto 2) => \state_out_reg[40]\(1 downto 0),
      S(1 downto 0) => Q(6 downto 5)
    );
\state_out0_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(4),
      O => \state_out_reg[8]\(1)
    );
\state_out0_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(3),
      O => \state_out_reg[8]\(0)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => add_const_state(11 downto 8),
      S(3 downto 1) => Q(12 downto 10),
      S(0) => \state_out_reg[44]_0\(0)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(48 downto 45),
      O(3 downto 0) => add_const_state(47 downto 44),
      S(3 downto 0) => Q(48 downto 45)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(52 downto 49),
      O(3 downto 0) => add_const_state(51 downto 48),
      S(3 downto 0) => \state_out_reg[52]_1\(3 downto 0)
    );
\state_out0_carry__11_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(32),
      O => \state_out_reg[52]\(3)
    );
\state_out0_carry__11_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(31),
      O => \state_out_reg[52]\(2)
    );
\state_out0_carry__11_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(30),
      O => \state_out_reg[52]\(1)
    );
\state_out0_carry__11_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(29),
      O => \state_out_reg[52]\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(56 downto 53),
      O(3 downto 0) => add_const_state(55 downto 52),
      S(3 downto 0) => \state_out_reg[56]_1\(3 downto 0)
    );
\state_out0_carry__12_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(33),
      O => \state_out_reg[56]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => \state_out0_carry__13_n_0\,
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(60 downto 57),
      O(3 downto 0) => add_const_state(59 downto 56),
      S(3) => Q(60),
      S(2 downto 1) => \state_out_reg[60]_0\(1 downto 0),
      S(0) => Q(57)
    );
\state_out0_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__13_n_0\,
      CO(3) => CO(0),
      CO(2) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(2),
      CO(1) => \state_out0_carry__14_n_2\,
      CO(0) => \state_out0_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(63 downto 61),
      O(3) => \NLW_state_out0_carry__14_O_UNCONNECTED\(3),
      O(2 downto 0) => add_const_state(62 downto 60),
      S(3) => '1',
      S(2) => Q(63),
      S(1 downto 0) => \state_out_reg[96]\(1 downto 0)
    );
\state_out0_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(6),
      O => \state_out_reg[12]\(1)
    );
\state_out0_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(5),
      O => \state_out_reg[12]\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => add_const_state(15 downto 12),
      S(3 downto 1) => \state_out_reg[48]\(2 downto 0),
      S(0) => Q(13)
    );
\state_out0_carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(9),
      O => \state_out_reg[15]\(2)
    );
\state_out0_carry__2_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(8),
      O => \state_out_reg[15]\(1)
    );
\state_out0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(7),
      O => \state_out_reg[15]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => add_const_state(19 downto 16),
      S(3) => \state_out_reg[52]_0\(0),
      S(2 downto 0) => Q(19 downto 17)
    );
\state_out0_carry__3_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(12),
      O => \state_out_reg[20]\(2)
    );
\state_out0_carry__3_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(11),
      O => \state_out_reg[20]\(1)
    );
\state_out0_carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(10),
      O => \state_out_reg[20]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(24 downto 21),
      O(3 downto 0) => add_const_state(23 downto 20),
      S(3) => Q(24),
      S(2 downto 0) => \state_out_reg[56]_0\(2 downto 0)
    );
\state_out0_carry__4_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(15),
      O => \state_out_reg[24]\(2)
    );
\state_out0_carry__4_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(14),
      O => \state_out_reg[24]\(1)
    );
\state_out0_carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(13),
      O => \state_out_reg[24]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(28 downto 25),
      O(3 downto 0) => add_const_state(27 downto 24),
      S(3) => \state_out_reg[60]\(1),
      S(2) => Q(27),
      S(1) => \state_out_reg[60]\(0),
      S(0) => Q(25)
    );
\state_out0_carry__5_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(17),
      O => \state_out_reg[27]\(1)
    );
\state_out0_carry__5_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(16),
      O => \state_out_reg[27]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(32 downto 29),
      O(3 downto 0) => add_const_state(31 downto 28),
      S(3) => Q(32),
      S(2) => \state_out_reg[32]_0\(1),
      S(1) => Q(30),
      S(0) => \state_out_reg[32]_0\(0)
    );
\state_out0_carry__6_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(19),
      O => \state_out_reg[32]\(1)
    );
\state_out0_carry__6_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(18),
      O => \state_out_reg[32]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(36 downto 33),
      O(3 downto 0) => add_const_state(35 downto 32),
      S(3 downto 1) => Q(36 downto 34),
      S(0) => \state_out_reg[36]_1\(0)
    );
\state_out0_carry__7_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(22),
      O => \state_out_reg[36]\(2)
    );
\state_out0_carry__7_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(21),
      O => \state_out_reg[36]\(1)
    );
\state_out0_carry__7_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(20),
      O => \state_out_reg[36]\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(40 downto 37),
      O(3 downto 0) => add_const_state(39 downto 36),
      S(3 downto 2) => Q(40 downto 39),
      S(1 downto 0) => \state_out_reg[40]_0\(1 downto 0)
    );
\state_out0_carry__8_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(24),
      O => \state_out_reg[39]\(1)
    );
\state_out0_carry__8_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(23),
      O => \state_out_reg[39]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(44 downto 41),
      O(3 downto 0) => add_const_state(43 downto 40),
      S(3 downto 0) => \state_out_reg[44]_1\(3 downto 0)
    );
\state_out0_carry__9_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(28),
      O => \state_out_reg[44]\(3)
    );
\state_out0_carry__9_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(27),
      O => \state_out_reg[44]\(2)
    );
\state_out0_carry__9_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(26),
      O => \state_out_reg[44]\(1)
    );
\state_out0_carry__9_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(25),
      O => \state_out_reg[44]\(0)
    );
\state_out0_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(2),
      O => \state_out_reg[4]\(2)
    );
\state_out0_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(1),
      O => \state_out_reg[4]\(1)
    );
\state_out0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(0),
      O => \state_out_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_12 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_out_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[28]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[16]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[59]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[56]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[44]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[38]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[33]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \round_state[6]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \state_out_reg[37]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[41]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[45]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[49]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[53]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[57]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[61]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[33]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[37]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[41]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[45]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[49]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[53]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[57]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[61]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_12 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_12;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_12 is
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_0\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__14_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \^state_out_reg[63]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_state_out0_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_out0_carry__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  add_const_state(61 downto 0) <= \^add_const_state\(61 downto 0);
  \state_out_reg[63]\(0) <= \^state_out_reg[63]\(0);
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => \round_state[6]\(1),
      DI(3 downto 0) => \round_state[6]\(5 downto 2),
      O(3 downto 0) => \^add_const_state\(3 downto 0),
      S(3 downto 0) => \state_out_reg[37]\(3 downto 0)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(9 downto 6),
      O(3 downto 0) => \^add_const_state\(7 downto 4),
      S(3) => \round_state[6]\(9),
      S(2 downto 0) => \state_out_reg[41]\(2 downto 0)
    );
\state_out0_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \state_out_reg[8]\(1)
    );
\state_out0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \state_out_reg[8]\(0)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(13 downto 10),
      O(3 downto 0) => \^add_const_state\(11 downto 8),
      S(3) => \state_out_reg[45]\(1),
      S(2 downto 1) => \round_state[6]\(12 downto 11),
      S(0) => \state_out_reg[45]\(0)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(49 downto 46),
      O(3 downto 0) => \^add_const_state\(47 downto 44),
      S(3) => \state_out_reg[49]_0\(1),
      S(2 downto 1) => \round_state[6]\(48 downto 47),
      S(0) => \state_out_reg[49]_0\(0)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(53 downto 50),
      O(3 downto 0) => \^add_const_state\(51 downto 48),
      S(3 downto 1) => \state_out_reg[53]_0\(2 downto 0),
      S(0) => \round_state[6]\(50)
    );
\state_out0_carry__11_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \state_out_reg[52]\(3)
    );
\state_out0_carry__11_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \state_out_reg[52]\(2)
    );
\state_out0_carry__11_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \state_out_reg[52]\(1)
    );
\state_out0_carry__11_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \state_out_reg[52]\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(57 downto 54),
      O(3 downto 0) => \^add_const_state\(55 downto 52),
      S(3) => \state_out_reg[57]_0\(2),
      S(2) => \round_state[6]\(56),
      S(1 downto 0) => \state_out_reg[57]_0\(1 downto 0)
    );
\state_out0_carry__12_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => \state_out_reg[56]\(3)
    );
\state_out0_carry__12_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \state_out_reg[56]\(2)
    );
\state_out0_carry__12_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => \state_out_reg[56]\(1)
    );
\state_out0_carry__12_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \state_out_reg[56]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => \state_out0_carry__13_n_0\,
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(61 downto 58),
      O(3 downto 0) => \^add_const_state\(59 downto 56),
      S(3 downto 0) => \state_out_reg[61]_0\(3 downto 0)
    );
\state_out0_carry__13_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(32),
      O => \state_out_reg[59]\(1)
    );
\state_out0_carry__13_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => \state_out_reg[59]\(0)
    );
\state_out0_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__13_n_0\,
      CO(3) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \^state_out_reg[63]\(0),
      CO(1) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(1),
      CO(0) => \state_out0_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \round_state[6]\(63 downto 62),
      O(3 downto 2) => \NLW_state_out0_carry__14_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^add_const_state\(61 downto 60),
      S(3 downto 2) => B"01",
      S(1) => S(0),
      S(0) => \round_state[6]\(62)
    );
\state_out0_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \state_out_reg[9]\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(17 downto 14),
      O(3 downto 0) => \^add_const_state\(15 downto 12),
      S(3 downto 2) => \state_out_reg[49]\(1 downto 0),
      S(1 downto 0) => \round_state[6]\(15 downto 14)
    );
\state_out0_carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \state_out_reg[16]\(2)
    );
\state_out0_carry__2_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \state_out_reg[16]\(1)
    );
\state_out0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \state_out_reg[16]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(21 downto 18),
      O(3 downto 0) => \^add_const_state\(19 downto 16),
      S(3) => \round_state[6]\(21),
      S(2 downto 0) => \state_out_reg[53]\(2 downto 0)
    );
\state_out0_carry__3_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \state_out_reg[20]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(25 downto 22),
      O(3 downto 0) => \^add_const_state\(23 downto 20),
      S(3 downto 1) => \state_out_reg[57]\(2 downto 0),
      S(0) => \round_state[6]\(22)
    );
\state_out0_carry__4_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \state_out_reg[23]\(2)
    );
\state_out0_carry__4_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \state_out_reg[23]\(1)
    );
\state_out0_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \state_out_reg[23]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(29 downto 26),
      O(3 downto 0) => \^add_const_state\(27 downto 24),
      S(3) => \state_out_reg[61]\(1),
      S(2 downto 1) => \round_state[6]\(28 downto 27),
      S(0) => \state_out_reg[61]\(0)
    );
\state_out0_carry__5_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \state_out_reg[28]\(1)
    );
\state_out0_carry__5_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \state_out_reg[28]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(33 downto 30),
      O(3 downto 0) => \^add_const_state\(31 downto 28),
      S(3) => \state_out_reg[33]_0\(1),
      S(2 downto 1) => \round_state[6]\(32 downto 31),
      S(0) => \state_out_reg[33]_0\(0)
    );
\state_out0_carry__6_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \state_out_reg[31]\(1)
    );
\state_out0_carry__6_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \state_out_reg[31]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(37 downto 34),
      O(3 downto 0) => \^add_const_state\(35 downto 32),
      S(3 downto 0) => \state_out_reg[37]_0\(3 downto 0)
    );
\state_out0_carry__7_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \state_out_reg[33]\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(41 downto 38),
      O(3 downto 0) => \^add_const_state\(39 downto 36),
      S(3 downto 2) => \state_out_reg[41]_0\(2 downto 1),
      S(1) => \round_state[6]\(39),
      S(0) => \state_out_reg[41]_0\(0)
    );
\state_out0_carry__8_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \state_out_reg[38]\(1)
    );
\state_out0_carry__8_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \state_out_reg[38]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[6]\(45 downto 42),
      O(3 downto 0) => \^add_const_state\(43 downto 40),
      S(3 downto 2) => \round_state[6]\(45 downto 44),
      S(1 downto 0) => \state_out_reg[45]_0\(1 downto 0)
    );
\state_out0_carry__9_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \state_out_reg[44]\(3)
    );
\state_out0_carry__9_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \state_out_reg[44]\(2)
    );
\state_out0_carry__9_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \state_out_reg[44]\(1)
    );
\state_out0_carry__9_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \state_out_reg[44]\(0)
    );
\state_out0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \state_out_reg[4]\(1)
    );
\state_out0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \state_out_reg[4]\(0)
    );
\state_out[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^state_out_reg[63]\(0),
      I1 => \^add_const_state\(30),
      I2 => \round_state[6]\(64),
      I3 => \round_state[6]\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_14 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 61 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[61]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[57]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[53]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[49]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[43]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[41]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[37]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[33]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[29]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[25]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[20]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[0]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \state_out_reg[37]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[41]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[45]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[49]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[53]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[57]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[61]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[33]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[41]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[45]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[49]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[53]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[57]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[61]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_14 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_14;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_14 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_0\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__14_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_state_out0_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_out0_carry__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  CO(0) <= \^co\(0);
  add_const_state(61 downto 0) <= \^add_const_state\(61 downto 0);
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => \state_out_reg[0]\(1),
      DI(3 downto 0) => \state_out_reg[0]\(5 downto 2),
      O(3 downto 0) => \^add_const_state\(3 downto 0),
      S(3 downto 1) => \state_out_reg[0]\(5 downto 3),
      S(0) => \state_out_reg[37]_0\(0)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(9 downto 6),
      O(3 downto 0) => \^add_const_state\(7 downto 4),
      S(3 downto 0) => \state_out_reg[41]_0\(3 downto 0)
    );
\state_out0_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \state_out_reg[8]\(2)
    );
\state_out0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \state_out_reg[8]\(1)
    );
\state_out0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \state_out_reg[8]\(0)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(13 downto 10),
      O(3 downto 0) => \^add_const_state\(11 downto 8),
      S(3) => \state_out_reg[45]\(0),
      S(2 downto 0) => \state_out_reg[0]\(12 downto 10)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(49 downto 46),
      O(3 downto 0) => \^add_const_state\(47 downto 44),
      S(3 downto 2) => \state_out_reg[0]\(49 downto 48),
      S(1 downto 0) => \state_out_reg[49]_1\(1 downto 0)
    );
\state_out0_carry__10_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => \state_out_reg[49]\(1)
    );
\state_out0_carry__10_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => \state_out_reg[49]\(0)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(53 downto 50),
      O(3 downto 0) => \^add_const_state\(51 downto 48),
      S(3) => \state_out_reg[0]\(53),
      S(2) => \state_out_reg[53]_1\(1),
      S(1) => \state_out_reg[0]\(51),
      S(0) => \state_out_reg[53]_1\(0)
    );
\state_out0_carry__11_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(34),
      O => \state_out_reg[53]\(2)
    );
\state_out0_carry__11_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(33),
      O => \state_out_reg[53]\(1)
    );
\state_out0_carry__11_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(32),
      O => \state_out_reg[53]\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(57 downto 54),
      O(3 downto 0) => \^add_const_state\(55 downto 52),
      S(3 downto 0) => \state_out_reg[57]_1\(3 downto 0)
    );
\state_out0_carry__12_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(37),
      O => \state_out_reg[57]\(2)
    );
\state_out0_carry__12_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(36),
      O => \state_out_reg[57]\(1)
    );
\state_out0_carry__12_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(35),
      O => \state_out_reg[57]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => \state_out0_carry__13_n_0\,
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(61 downto 58),
      O(3 downto 0) => \^add_const_state\(59 downto 56),
      S(3) => \state_out_reg[0]\(61),
      S(2) => \state_out_reg[61]_1\(1),
      S(1) => \state_out_reg[0]\(59),
      S(0) => \state_out_reg[61]_1\(0)
    );
\state_out0_carry__13_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(41),
      O => \state_out_reg[61]\(3)
    );
\state_out0_carry__13_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(40),
      O => \state_out_reg[61]\(2)
    );
\state_out0_carry__13_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(39),
      O => \state_out_reg[61]\(1)
    );
\state_out0_carry__13_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(38),
      O => \state_out_reg[61]\(0)
    );
\state_out0_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__13_n_0\,
      CO(3) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(1),
      CO(0) => \state_out0_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \state_out_reg[0]\(63 downto 62),
      O(3 downto 2) => \NLW_state_out0_carry__14_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^add_const_state\(61 downto 60),
      S(3 downto 2) => B"01",
      S(1) => \state_out_reg[0]_0\(0),
      S(0) => \state_out_reg[0]\(62)
    );
\state_out0_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \state_out_reg[13]\(1)
    );
\state_out0_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \state_out_reg[13]\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(17 downto 14),
      O(3 downto 0) => \^add_const_state\(15 downto 12),
      S(3 downto 2) => \state_out_reg[0]\(17 downto 16),
      S(1 downto 0) => \state_out_reg[49]_0\(1 downto 0)
    );
\state_out0_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \state_out_reg[17]\(1)
    );
\state_out0_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \state_out_reg[17]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(21 downto 18),
      O(3 downto 0) => \^add_const_state\(19 downto 16),
      S(3 downto 2) => \state_out_reg[53]_0\(1 downto 0),
      S(1 downto 0) => \state_out_reg[0]\(19 downto 18)
    );
\state_out0_carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \state_out_reg[20]\(2)
    );
\state_out0_carry__3_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \state_out_reg[20]\(1)
    );
\state_out0_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \state_out_reg[20]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(25 downto 22),
      O(3 downto 0) => \^add_const_state\(23 downto 20),
      S(3) => \state_out_reg[0]\(25),
      S(2 downto 1) => \state_out_reg[57]_0\(1 downto 0),
      S(0) => \state_out_reg[0]\(22)
    );
\state_out0_carry__4_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \state_out_reg[25]\(2)
    );
\state_out0_carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \state_out_reg[25]\(1)
    );
\state_out0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \state_out_reg[25]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(29 downto 26),
      O(3 downto 0) => \^add_const_state\(27 downto 24),
      S(3 downto 1) => \state_out_reg[0]\(29 downto 27),
      S(0) => \state_out_reg[61]_0\(0)
    );
\state_out0_carry__5_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \state_out_reg[29]\(1)
    );
\state_out0_carry__5_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \state_out_reg[29]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(33 downto 30),
      O(3 downto 0) => \^add_const_state\(31 downto 28),
      S(3 downto 0) => \state_out_reg[33]_0\(3 downto 0)
    );
\state_out0_carry__6_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \state_out_reg[33]\(1)
    );
\state_out0_carry__6_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \state_out_reg[33]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(37 downto 34),
      O(3 downto 0) => \^add_const_state\(35 downto 32),
      S(3 downto 0) => \state_out_reg[0]\(37 downto 34)
    );
\state_out0_carry__7_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \state_out_reg[37]\(3)
    );
\state_out0_carry__7_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \state_out_reg[37]\(2)
    );
\state_out0_carry__7_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \state_out_reg[37]\(1)
    );
\state_out0_carry__7_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \state_out_reg[37]\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(41 downto 38),
      O(3 downto 0) => \^add_const_state\(39 downto 36),
      S(3 downto 0) => \state_out_reg[41]_1\(3 downto 0)
    );
\state_out0_carry__8_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \state_out_reg[41]\(2)
    );
\state_out0_carry__8_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \state_out_reg[41]\(1)
    );
\state_out0_carry__8_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \state_out_reg[41]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[0]\(45 downto 42),
      O(3 downto 0) => \^add_const_state\(43 downto 40),
      S(3 downto 2) => \state_out_reg[45]_0\(1 downto 0),
      S(1 downto 0) => \state_out_reg[0]\(43 downto 42)
    );
\state_out0_carry__9_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \state_out_reg[43]\(1)
    );
\state_out0_carry__9_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => \state_out_reg[43]\(0)
    );
\state_out0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \state_out_reg[5]\(3)
    );
\state_out0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \state_out_reg[5]\(2)
    );
\state_out0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \state_out_reg[5]\(1)
    );
\state_out0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \state_out_reg[5]\(0)
    );
\state_out[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^add_const_state\(30),
      I2 => \state_out_reg[0]\(64),
      I3 => \state_out_reg[0]\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_16 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[33]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[24]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[21]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[57]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[47]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[45]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[41]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[32]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out0_carry__13_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_16 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_16;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_16 is
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_0\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__14_n_2\ : STD_LOGIC;
  signal \state_out0_carry__14_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_state_out0_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state_out0_carry__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => add_const_state(3 downto 0),
      S(3 downto 2) => Q(4 downto 3),
      S(1) => \state_out_reg[36]\(0),
      S(0) => Q(1)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => add_const_state(7 downto 4),
      S(3 downto 1) => \state_out_reg[40]\(2 downto 0),
      S(0) => Q(5)
    );
\state_out0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(4),
      O => \state_out_reg[9]\(3)
    );
\state_out0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(3),
      O => \state_out_reg[9]\(2)
    );
\state_out0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(2),
      O => \state_out_reg[9]\(1)
    );
\state_out0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(1),
      O => \state_out_reg[9]\(0)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => add_const_state(11 downto 8),
      S(3) => \state_out_reg[44]\(1),
      S(2) => Q(11),
      S(1) => \state_out_reg[44]\(0),
      S(0) => Q(9)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(48 downto 45),
      O(3 downto 0) => add_const_state(47 downto 44),
      S(3 downto 2) => \state_out_reg[48]_0\(1 downto 0),
      S(1 downto 0) => Q(46 downto 45)
    );
\state_out0_carry__10_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(24),
      O => \state_out_reg[47]\(1)
    );
\state_out0_carry__10_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(23),
      O => \state_out_reg[47]\(0)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(52 downto 49),
      O(3 downto 0) => add_const_state(51 downto 48),
      S(3) => \state_out_reg[52]_1\(2),
      S(2) => Q(51),
      S(1 downto 0) => \state_out_reg[52]_1\(1 downto 0)
    );
\state_out0_carry__11_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(26),
      O => \state_out_reg[52]\(1)
    );
\state_out0_carry__11_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(25),
      O => \state_out_reg[52]\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(56 downto 53),
      O(3 downto 0) => add_const_state(55 downto 52),
      S(3 downto 2) => \state_out_reg[56]_0\(1 downto 0),
      S(1 downto 0) => Q(54 downto 53)
    );
\state_out0_carry__12_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(30),
      O => \state_out_reg[57]\(3)
    );
\state_out0_carry__12_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(29),
      O => \state_out_reg[57]\(2)
    );
\state_out0_carry__12_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(28),
      O => \state_out_reg[57]\(1)
    );
\state_out0_carry__12_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(27),
      O => \state_out_reg[57]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => \state_out0_carry__13_n_0\,
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(60 downto 57),
      O(3 downto 0) => add_const_state(59 downto 56),
      S(3 downto 2) => \state_out_reg[60]_1\(2 downto 1),
      S(1) => Q(58),
      S(0) => \state_out_reg[60]_1\(0)
    );
\state_out0_carry__13_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(32),
      O => \state_out_reg[60]\(1)
    );
\state_out0_carry__13_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(31),
      O => \state_out_reg[60]\(0)
    );
\state_out0_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__13_n_0\,
      CO(3) => \state_out_reg[63]\(0),
      CO(2) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(2),
      CO(1) => \state_out0_carry__14_n_2\,
      CO(0) => \state_out0_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(63 downto 61),
      O(3) => \NLW_state_out0_carry__14_O_UNCONNECTED\(3),
      O(2 downto 0) => add_const_state(62 downto 60),
      S(3) => '1',
      S(2) => Q(63),
      S(1 downto 0) => S(1 downto 0)
    );
\state_out0_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(5),
      O => \state_out_reg[13]\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => add_const_state(15 downto 12),
      S(3 downto 0) => \state_out_reg[48]\(3 downto 0)
    );
\state_out0_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(7),
      O => \state_out_reg[15]\(1)
    );
\state_out0_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(6),
      O => \state_out_reg[15]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => add_const_state(19 downto 16),
      S(3) => \state_out_reg[52]_0\(1),
      S(2) => Q(19),
      S(1) => \state_out_reg[52]_0\(0),
      S(0) => Q(17)
    );
\state_out0_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(9),
      O => \state_out_reg[21]\(1)
    );
\state_out0_carry__3_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(8),
      O => \state_out_reg[21]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(24 downto 21),
      O(3 downto 0) => add_const_state(23 downto 20),
      S(3) => Q(24),
      S(2) => \state_out_reg[56]\(0),
      S(1 downto 0) => Q(22 downto 21)
    );
\state_out0_carry__4_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(11),
      O => \state_out_reg[24]\(1)
    );
\state_out0_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(10),
      O => \state_out_reg[24]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(28 downto 25),
      O(3 downto 0) => add_const_state(27 downto 24),
      S(3) => \state_out_reg[60]_0\(2),
      S(2) => Q(27),
      S(1 downto 0) => \state_out_reg[60]_0\(1 downto 0)
    );
\state_out0_carry__5_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(12),
      O => \state_out_reg[26]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(32 downto 29),
      O(3 downto 0) => add_const_state(31 downto 28),
      S(3 downto 1) => \state_out_reg[32]\(2 downto 0),
      S(0) => Q(29)
    );
\state_out0_carry__6_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(16),
      O => \state_out_reg[33]\(3)
    );
\state_out0_carry__6_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(15),
      O => \state_out_reg[33]\(2)
    );
\state_out0_carry__6_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(14),
      O => \state_out_reg[33]\(1)
    );
\state_out0_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(13),
      O => \state_out_reg[33]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(36 downto 33),
      O(3 downto 0) => add_const_state(35 downto 32),
      S(3 downto 1) => \state_out_reg[36]_0\(2 downto 0),
      S(0) => Q(33)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(40 downto 37),
      O(3 downto 0) => add_const_state(39 downto 36),
      S(3) => Q(40),
      S(2) => \state_out_reg[40]_0\(0),
      S(1 downto 0) => Q(38 downto 37)
    );
\state_out0_carry__8_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(20),
      O => \state_out_reg[41]\(3)
    );
\state_out0_carry__8_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(19),
      O => \state_out_reg[41]\(2)
    );
\state_out0_carry__8_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(18),
      O => \state_out_reg[41]\(1)
    );
\state_out0_carry__8_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(17),
      O => \state_out_reg[41]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(44 downto 41),
      O(3 downto 0) => add_const_state(43 downto 40),
      S(3) => Q(44),
      S(2 downto 1) => \state_out_reg[44]_0\(1 downto 0),
      S(0) => Q(41)
    );
\state_out0_carry__9_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(22),
      O => \state_out_reg[45]\(1)
    );
\state_out0_carry__9_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(21),
      O => \state_out_reg[45]\(0)
    );
\state_out0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(0),
      O => \state_out_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_18 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[48]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[43]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[39]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[36]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[32]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[28]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[20]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[44]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[36]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[40]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[56]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[96]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_18 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_18;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_18 is
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_0\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__14_n_2\ : STD_LOGIC;
  signal \state_out0_carry__14_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_state_out0_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state_out0_carry__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => \state_out_reg[96]\(0),
      DI(3 downto 0) => \state_out_reg[96]\(4 downto 1),
      O(3 downto 0) => add_const_state(3 downto 0),
      S(3 downto 0) => \state_out_reg[36]_0\(3 downto 0)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(8 downto 5),
      O(3 downto 0) => add_const_state(7 downto 4),
      S(3 downto 0) => \state_out_reg[96]\(8 downto 5)
    );
\state_out0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \state_out_reg[8]\(2)
    );
\state_out0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \state_out_reg[8]\(1)
    );
\state_out0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \state_out_reg[8]\(0)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(12 downto 9),
      O(3 downto 0) => add_const_state(11 downto 8),
      S(3) => \state_out_reg[96]\(12),
      S(2 downto 1) => \state_out_reg[44]\(1 downto 0),
      S(0) => \state_out_reg[96]\(9)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(48 downto 45),
      O(3 downto 0) => add_const_state(47 downto 44),
      S(3) => \state_out_reg[48]_1\(2),
      S(2) => \state_out_reg[96]\(47),
      S(1 downto 0) => \state_out_reg[48]_1\(1 downto 0)
    );
\state_out0_carry__10_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \state_out_reg[48]\(1)
    );
\state_out0_carry__10_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \state_out_reg[48]\(0)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(52 downto 49),
      O(3 downto 0) => add_const_state(51 downto 48),
      S(3 downto 2) => \state_out_reg[96]\(52 downto 51),
      S(1) => \state_out_reg[52]_1\(0),
      S(0) => \state_out_reg[96]\(49)
    );
\state_out0_carry__11_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \state_out_reg[52]\(2)
    );
\state_out0_carry__11_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => \state_out_reg[52]\(1)
    );
\state_out0_carry__11_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \state_out_reg[52]\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(56 downto 53),
      O(3 downto 0) => add_const_state(55 downto 52),
      S(3) => \state_out_reg[56]_1\(0),
      S(2 downto 0) => \state_out_reg[96]\(55 downto 53)
    );
\state_out0_carry__12_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(31),
      O => \state_out_reg[56]\(1)
    );
\state_out0_carry__12_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      O => \state_out_reg[56]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => \state_out0_carry__13_n_0\,
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(60 downto 57),
      O(3 downto 0) => add_const_state(59 downto 56),
      S(3 downto 2) => \state_out_reg[60]_1\(2 downto 1),
      S(1) => \state_out_reg[96]\(58),
      S(0) => \state_out_reg[60]_1\(0)
    );
\state_out0_carry__13_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(34),
      O => \state_out_reg[60]\(2)
    );
\state_out0_carry__13_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(33),
      O => \state_out_reg[60]\(1)
    );
\state_out0_carry__13_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(32),
      O => \state_out_reg[60]\(0)
    );
\state_out0_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__13_n_0\,
      CO(3) => CO(0),
      CO(2) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(2),
      CO(1) => \state_out0_carry__14_n_2\,
      CO(0) => \state_out0_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \state_out_reg[96]\(63 downto 61),
      O(3) => \NLW_state_out0_carry__14_O_UNCONNECTED\(3),
      O(2 downto 0) => add_const_state(62 downto 60),
      S(3) => '1',
      S(2) => \state_out_reg[96]_0\(0),
      S(1 downto 0) => \state_out_reg[96]\(62 downto 61)
    );
\state_out0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \state_out_reg[12]\(1)
    );
\state_out0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \state_out_reg[12]\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(16 downto 13),
      O(3 downto 0) => add_const_state(15 downto 12),
      S(3 downto 2) => \state_out_reg[96]\(16 downto 15),
      S(1 downto 0) => \state_out_reg[48]_0\(1 downto 0)
    );
\state_out0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \state_out_reg[16]\(3)
    );
\state_out0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \state_out_reg[16]\(2)
    );
\state_out0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \state_out_reg[16]\(1)
    );
\state_out0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \state_out_reg[16]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(20 downto 17),
      O(3 downto 0) => add_const_state(19 downto 16),
      S(3 downto 0) => \state_out_reg[52]_0\(3 downto 0)
    );
\state_out0_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \state_out_reg[20]\(1)
    );
\state_out0_carry__3_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \state_out_reg[20]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(24 downto 21),
      O(3 downto 0) => add_const_state(23 downto 20),
      S(3) => \state_out_reg[56]_0\(1),
      S(2 downto 1) => \state_out_reg[96]\(23 downto 22),
      S(0) => \state_out_reg[56]_0\(0)
    );
\state_out0_carry__4_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \state_out_reg[23]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(28 downto 25),
      O(3 downto 0) => add_const_state(27 downto 24),
      S(3) => \state_out_reg[96]\(28),
      S(2) => \state_out_reg[60]_0\(1),
      S(1) => \state_out_reg[96]\(26),
      S(0) => \state_out_reg[60]_0\(0)
    );
\state_out0_carry__5_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \state_out_reg[28]\(2)
    );
\state_out0_carry__5_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \state_out_reg[28]\(1)
    );
\state_out0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \state_out_reg[28]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(32 downto 29),
      O(3 downto 0) => add_const_state(31 downto 28),
      S(3 downto 1) => \state_out_reg[96]\(32 downto 30),
      S(0) => \state_out_reg[32]_0\(0)
    );
\state_out0_carry__6_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \state_out_reg[32]\(2)
    );
\state_out0_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \state_out_reg[32]\(1)
    );
\state_out0_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \state_out_reg[32]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(36 downto 33),
      O(3 downto 0) => add_const_state(35 downto 32),
      S(3) => \state_out_reg[96]\(36),
      S(2 downto 1) => \state_out_reg[36]_1\(1 downto 0),
      S(0) => \state_out_reg[96]\(33)
    );
\state_out0_carry__7_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \state_out_reg[36]\(2)
    );
\state_out0_carry__7_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \state_out_reg[36]\(1)
    );
\state_out0_carry__7_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \state_out_reg[36]\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(40 downto 37),
      O(3 downto 0) => add_const_state(39 downto 36),
      S(3) => \state_out_reg[96]\(40),
      S(2) => \state_out_reg[40]\(0),
      S(1 downto 0) => \state_out_reg[96]\(38 downto 37)
    );
\state_out0_carry__8_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \state_out_reg[39]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(44 downto 41),
      O(3 downto 0) => add_const_state(43 downto 40),
      S(3) => \state_out_reg[96]\(44),
      S(2) => \state_out_reg[44]_0\(0),
      S(1 downto 0) => \state_out_reg[96]\(42 downto 41)
    );
\state_out0_carry__9_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \state_out_reg[43]\(1)
    );
\state_out0_carry__9_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \state_out_reg[43]\(0)
    );
\state_out0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \state_out_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_20 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[27]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[24]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[60]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[50]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[43]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[39]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[35]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[32]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[48]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out0_carry__13_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_20 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_20;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_20 is
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_0\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__14_n_2\ : STD_LOGIC;
  signal \state_out0_carry__14_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_state_out0_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state_out0_carry__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => add_const_state(3 downto 0),
      S(3) => Q(4),
      S(2) => \state_out_reg[36]\(0),
      S(1 downto 0) => Q(2 downto 1)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => add_const_state(7 downto 4),
      S(3) => Q(8),
      S(2) => \state_out_reg[40]\(0),
      S(1 downto 0) => Q(6 downto 5)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => add_const_state(11 downto 8),
      S(3) => Q(12),
      S(2 downto 1) => \state_out_reg[44]\(1 downto 0),
      S(0) => Q(9)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(48 downto 45),
      O(3 downto 0) => add_const_state(47 downto 44),
      S(3) => Q(48),
      S(2 downto 0) => \state_out_reg[48]_1\(2 downto 0)
    );
\state_out0_carry__10_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(23),
      O => \state_out_reg[48]\(2)
    );
\state_out0_carry__10_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(22),
      O => \state_out_reg[48]\(1)
    );
\state_out0_carry__10_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(21),
      O => \state_out_reg[48]\(0)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(52 downto 49),
      O(3 downto 0) => add_const_state(51 downto 48),
      S(3) => Q(52),
      S(2 downto 0) => \state_out_reg[52]_0\(2 downto 0)
    );
\state_out0_carry__11_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(24),
      O => \state_out_reg[50]\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(56 downto 53),
      O(3 downto 0) => add_const_state(55 downto 52),
      S(3 downto 1) => Q(56 downto 54),
      S(0) => \state_out_reg[56]_1\(0)
    );
\state_out0_carry__12_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(25),
      O => \state_out_reg[56]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => \state_out0_carry__13_n_0\,
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(60 downto 57),
      O(3 downto 0) => add_const_state(59 downto 56),
      S(3) => Q(60),
      S(2) => S(0),
      S(1 downto 0) => Q(58 downto 57)
    );
\state_out0_carry__13_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(28),
      O => \state_out_reg[60]\(2)
    );
\state_out0_carry__13_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(27),
      O => \state_out_reg[60]\(1)
    );
\state_out0_carry__13_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(26),
      O => \state_out_reg[60]\(0)
    );
\state_out0_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__13_n_0\,
      CO(3) => \state_out_reg[63]\(0),
      CO(2) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(2),
      CO(1) => \state_out0_carry__14_n_2\,
      CO(0) => \state_out0_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(63 downto 61),
      O(3) => \NLW_state_out0_carry__14_O_UNCONNECTED\(3),
      O(2 downto 0) => add_const_state(62 downto 60),
      S(3) => '1',
      S(2 downto 0) => Q(63 downto 61)
    );
\state_out0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(5),
      O => \state_out_reg[11]\(1)
    );
\state_out0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(4),
      O => \state_out_reg[11]\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => add_const_state(15 downto 12),
      S(3 downto 2) => Q(16 downto 15),
      S(1 downto 0) => \state_out_reg[48]_0\(1 downto 0)
    );
\state_out0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(7),
      O => \state_out_reg[14]\(1)
    );
\state_out0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(6),
      O => \state_out_reg[14]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => add_const_state(19 downto 16),
      S(3) => Q(20),
      S(2 downto 0) => \state_out_reg[52]\(2 downto 0)
    );
\state_out0_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(11),
      O => \state_out_reg[20]\(3)
    );
\state_out0_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(10),
      O => \state_out_reg[20]\(2)
    );
\state_out0_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(9),
      O => \state_out_reg[20]\(1)
    );
\state_out0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(8),
      O => \state_out_reg[20]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(24 downto 21),
      O(3 downto 0) => add_const_state(23 downto 20),
      S(3 downto 2) => Q(24 downto 23),
      S(1) => \state_out_reg[56]_0\(0),
      S(0) => Q(21)
    );
\state_out0_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(13),
      O => \state_out_reg[24]\(1)
    );
\state_out0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(12),
      O => \state_out_reg[24]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(28 downto 25),
      O(3 downto 0) => add_const_state(27 downto 24),
      S(3) => Q(28),
      S(2 downto 1) => \state_out_reg[60]_0\(1 downto 0),
      S(0) => Q(25)
    );
\state_out0_carry__5_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(15),
      O => \state_out_reg[27]\(1)
    );
\state_out0_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(14),
      O => \state_out_reg[27]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(32 downto 29),
      O(3 downto 0) => add_const_state(31 downto 28),
      S(3) => Q(32),
      S(2 downto 0) => \state_out_reg[32]\(2 downto 0)
    );
\state_out0_carry__6_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(16),
      O => \state_out_reg[29]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(36 downto 33),
      O(3 downto 0) => add_const_state(35 downto 32),
      S(3 downto 2) => \state_out_reg[36]_0\(1 downto 0),
      S(1 downto 0) => Q(34 downto 33)
    );
\state_out0_carry__7_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(18),
      O => \state_out_reg[35]\(1)
    );
\state_out0_carry__7_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(17),
      O => \state_out_reg[35]\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(40 downto 37),
      O(3 downto 0) => add_const_state(39 downto 36),
      S(3) => Q(40),
      S(2) => \state_out_reg[40]_0\(0),
      S(1 downto 0) => Q(38 downto 37)
    );
\state_out0_carry__8_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(19),
      O => \state_out_reg[39]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(44 downto 41),
      O(3 downto 0) => add_const_state(43 downto 40),
      S(3 downto 2) => \state_out_reg[44]_0\(2 downto 1),
      S(1) => Q(42),
      S(0) => \state_out_reg[44]_0\(0)
    );
\state_out0_carry__9_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(20),
      O => \state_out_reg[43]\(0)
    );
\state_out0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(3),
      O => \state_out_reg[4]\(3)
    );
\state_out0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(2),
      O => \state_out_reg[4]\(2)
    );
\state_out0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(1),
      O => \state_out_reg[4]\(1)
    );
state_out0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(0),
      O => \state_out_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_22 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 58 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[53]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[51]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[47]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[39]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[36]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[27]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \state_out_reg[40]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[56]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[96]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_22 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_22;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_22 is
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_state_out0_carry__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state_out0_carry__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => \state_out_reg[96]\(0),
      DI(3 downto 0) => \state_out_reg[96]\(4 downto 1),
      O(3 downto 0) => add_const_state(3 downto 0),
      S(3 downto 1) => \state_out_reg[40]\(2 downto 0),
      S(0) => \state_out_reg[96]\(1)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(8 downto 5),
      O(3 downto 0) => add_const_state(7 downto 4),
      S(3) => \state_out_reg[44]_0\(0),
      S(2 downto 0) => \state_out_reg[96]\(7 downto 5)
    );
\state_out0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \state_out_reg[7]\(0)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(12 downto 9),
      O(3 downto 0) => add_const_state(11 downto 8),
      S(3) => \state_out_reg[48]\(1),
      S(2 downto 1) => \state_out_reg[96]\(11 downto 10),
      S(0) => \state_out_reg[48]\(0)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(48 downto 45),
      O(3 downto 0) => add_const_state(47 downto 44),
      S(3) => \state_out_reg[96]\(48),
      S(2) => \state_out_reg[52]_0\(0),
      S(1 downto 0) => \state_out_reg[96]\(46 downto 45)
    );
\state_out0_carry__10_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \state_out_reg[47]\(2)
    );
\state_out0_carry__10_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \state_out_reg[47]\(1)
    );
\state_out0_carry__10_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \state_out_reg[47]\(0)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(52 downto 49),
      O(3 downto 0) => add_const_state(51 downto 48),
      S(3 downto 0) => \state_out_reg[96]\(52 downto 49)
    );
\state_out0_carry__11_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      O => \state_out_reg[51]\(2)
    );
\state_out0_carry__11_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \state_out_reg[51]\(1)
    );
\state_out0_carry__11_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      O => \state_out_reg[51]\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(56 downto 53),
      O(3 downto 0) => add_const_state(55 downto 52),
      S(3 downto 2) => \state_out_reg[96]\(56 downto 55),
      S(1) => \state_out_reg[60]_0\(0),
      S(0) => \state_out_reg[96]\(53)
    );
\state_out0_carry__12_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \state_out_reg[53]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => CO(0),
      CO(2) => \NLW_state_out0_carry__13_CO_UNCONNECTED\(2),
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \state_out_reg[96]\(59 downto 57),
      O(3) => \NLW_state_out0_carry__13_O_UNCONNECTED\(3),
      O(2 downto 0) => add_const_state(58 downto 56),
      S(3) => '1',
      S(2) => \state_out_reg[96]_0\(1),
      S(1) => \state_out_reg[96]\(58),
      S(0) => \state_out_reg[96]_0\(0)
    );
\state_out0_carry__13_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      O => S(0)
    );
\state_out0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \state_out_reg[11]\(1)
    );
\state_out0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \state_out_reg[11]\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(16 downto 13),
      O(3 downto 0) => add_const_state(15 downto 12),
      S(3 downto 0) => \state_out_reg[52]\(3 downto 0)
    );
\state_out0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \state_out_reg[14]\(1)
    );
\state_out0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \state_out_reg[14]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(20 downto 17),
      O(3 downto 0) => add_const_state(19 downto 16),
      S(3 downto 2) => \state_out_reg[56]\(1 downto 0),
      S(1 downto 0) => \state_out_reg[96]\(18 downto 17)
    );
\state_out0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \state_out_reg[19]\(2)
    );
\state_out0_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \state_out_reg[19]\(1)
    );
\state_out0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \state_out_reg[19]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(24 downto 21),
      O(3 downto 0) => add_const_state(23 downto 20),
      S(3) => \state_out_reg[96]\(24),
      S(2) => \state_out_reg[60]\(0),
      S(1 downto 0) => \state_out_reg[96]\(22 downto 21)
    );
\state_out0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \state_out_reg[22]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(28 downto 25),
      O(3 downto 0) => add_const_state(27 downto 24),
      S(3 downto 1) => \state_out_reg[96]\(28 downto 26),
      S(0) => \state_out_reg[32]\(0)
    );
\state_out0_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \state_out_reg[27]\(1)
    );
\state_out0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \state_out_reg[27]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(32 downto 29),
      O(3 downto 0) => add_const_state(31 downto 28),
      S(3 downto 1) => \state_out_reg[96]\(32 downto 30),
      S(0) => \state_out_reg[36]_0\(0)
    );
\state_out0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \state_out_reg[31]\(2)
    );
\state_out0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \state_out_reg[31]\(1)
    );
\state_out0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \state_out_reg[31]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(36 downto 33),
      O(3 downto 0) => add_const_state(35 downto 32),
      S(3 downto 1) => \state_out_reg[96]\(36 downto 34),
      S(0) => \state_out_reg[40]_0\(0)
    );
\state_out0_carry__7_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \state_out_reg[36]\(1)
    );
\state_out0_carry__7_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \state_out_reg[36]\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(40 downto 37),
      O(3 downto 0) => add_const_state(39 downto 36),
      S(3 downto 2) => \state_out_reg[44]_1\(1 downto 0),
      S(1 downto 0) => \state_out_reg[96]\(38 downto 37)
    );
\state_out0_carry__8_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \state_out_reg[39]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(44 downto 41),
      O(3 downto 0) => add_const_state(43 downto 40),
      S(3) => \state_out_reg[48]_0\(1),
      S(2 downto 1) => \state_out_reg[96]\(43 downto 42),
      S(0) => \state_out_reg[48]_0\(0)
    );
\state_out0_carry__9_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \state_out_reg[44]\(2)
    );
\state_out0_carry__9_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \state_out_reg[44]\(1)
    );
\state_out0_carry__9_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \state_out_reg[44]\(0)
    );
\state_out0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \state_out_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_24 is
  port (
    add_const_state_0 : out STD_LOGIC_VECTOR ( 124 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[24]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[58]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[51]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[37]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[33]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \round_state[0]\ : in STD_LOGIC_VECTOR ( 125 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[26]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[30]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[18]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[26]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[66]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    plaintext : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out0_carry__12_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_24 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_24;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_24 is
  signal \^add_const_state_0\ : STD_LOGIC_VECTOR ( 124 downto 0 );
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_0\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__14_n_0\ : STD_LOGIC;
  signal \state_out0_carry__14_n_1\ : STD_LOGIC;
  signal \state_out0_carry__14_n_2\ : STD_LOGIC;
  signal \state_out0_carry__14_n_3\ : STD_LOGIC;
  signal \state_out0_carry__15_n_0\ : STD_LOGIC;
  signal \state_out0_carry__15_n_1\ : STD_LOGIC;
  signal \state_out0_carry__15_n_2\ : STD_LOGIC;
  signal \state_out0_carry__15_n_3\ : STD_LOGIC;
  signal \state_out0_carry__16_n_0\ : STD_LOGIC;
  signal \state_out0_carry__16_n_1\ : STD_LOGIC;
  signal \state_out0_carry__16_n_2\ : STD_LOGIC;
  signal \state_out0_carry__16_n_3\ : STD_LOGIC;
  signal \state_out0_carry__17_n_0\ : STD_LOGIC;
  signal \state_out0_carry__17_n_1\ : STD_LOGIC;
  signal \state_out0_carry__17_n_2\ : STD_LOGIC;
  signal \state_out0_carry__17_n_3\ : STD_LOGIC;
  signal \state_out0_carry__18_n_0\ : STD_LOGIC;
  signal \state_out0_carry__18_n_1\ : STD_LOGIC;
  signal \state_out0_carry__18_n_2\ : STD_LOGIC;
  signal \state_out0_carry__18_n_3\ : STD_LOGIC;
  signal \state_out0_carry__19_n_0\ : STD_LOGIC;
  signal \state_out0_carry__19_n_1\ : STD_LOGIC;
  signal \state_out0_carry__19_n_2\ : STD_LOGIC;
  signal \state_out0_carry__19_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__20_n_0\ : STD_LOGIC;
  signal \state_out0_carry__20_n_1\ : STD_LOGIC;
  signal \state_out0_carry__20_n_2\ : STD_LOGIC;
  signal \state_out0_carry__20_n_3\ : STD_LOGIC;
  signal \state_out0_carry__21_n_0\ : STD_LOGIC;
  signal \state_out0_carry__21_n_1\ : STD_LOGIC;
  signal \state_out0_carry__21_n_2\ : STD_LOGIC;
  signal \state_out0_carry__21_n_3\ : STD_LOGIC;
  signal \state_out0_carry__22_n_0\ : STD_LOGIC;
  signal \state_out0_carry__22_n_1\ : STD_LOGIC;
  signal \state_out0_carry__22_n_2\ : STD_LOGIC;
  signal \state_out0_carry__22_n_3\ : STD_LOGIC;
  signal \state_out0_carry__23_n_0\ : STD_LOGIC;
  signal \state_out0_carry__23_n_1\ : STD_LOGIC;
  signal \state_out0_carry__23_n_2\ : STD_LOGIC;
  signal \state_out0_carry__23_n_3\ : STD_LOGIC;
  signal \state_out0_carry__24_n_0\ : STD_LOGIC;
  signal \state_out0_carry__24_n_1\ : STD_LOGIC;
  signal \state_out0_carry__24_n_2\ : STD_LOGIC;
  signal \state_out0_carry__24_n_3\ : STD_LOGIC;
  signal \state_out0_carry__25_n_0\ : STD_LOGIC;
  signal \state_out0_carry__25_n_1\ : STD_LOGIC;
  signal \state_out0_carry__25_n_2\ : STD_LOGIC;
  signal \state_out0_carry__25_n_3\ : STD_LOGIC;
  signal \state_out0_carry__26_n_0\ : STD_LOGIC;
  signal \state_out0_carry__26_n_1\ : STD_LOGIC;
  signal \state_out0_carry__26_n_2\ : STD_LOGIC;
  signal \state_out0_carry__26_n_3\ : STD_LOGIC;
  signal \state_out0_carry__27_n_0\ : STD_LOGIC;
  signal \state_out0_carry__27_n_1\ : STD_LOGIC;
  signal \state_out0_carry__27_n_2\ : STD_LOGIC;
  signal \state_out0_carry__27_n_3\ : STD_LOGIC;
  signal \state_out0_carry__28_n_0\ : STD_LOGIC;
  signal \state_out0_carry__28_n_1\ : STD_LOGIC;
  signal \state_out0_carry__28_n_2\ : STD_LOGIC;
  signal \state_out0_carry__28_n_3\ : STD_LOGIC;
  signal \state_out0_carry__29_n_0\ : STD_LOGIC;
  signal \state_out0_carry__29_n_1\ : STD_LOGIC;
  signal \state_out0_carry__29_n_2\ : STD_LOGIC;
  signal \state_out0_carry__29_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_state_out0_carry__30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_out0_carry__30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of state_out0_carry : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__26\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__27\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__28\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__29\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__30\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \state_out0_carry__9\ : label is 35;
begin
  add_const_state_0(124 downto 0) <= \^add_const_state_0\(124 downto 0);
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => \round_state[0]\(0),
      DI(3 downto 0) => \round_state[0]\(4 downto 1),
      O(3 downto 0) => \^add_const_state_0\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(8 downto 5),
      O(3 downto 0) => \^add_const_state_0\(7 downto 4),
      S(3 downto 0) => \state_out_reg[10]\(3 downto 0)
    );
\state_out0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(3),
      O => \state_out_reg[12]\(0)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(12 downto 9),
      O(3 downto 0) => \^add_const_state_0\(11 downto 8),
      S(3 downto 0) => \state_out_reg[14]\(3 downto 0)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(48 downto 45),
      O(3 downto 0) => \^add_const_state_0\(47 downto 44),
      S(3 downto 0) => \state_out_reg[18]_0\(3 downto 0)
    );
\state_out0_carry__10_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(20),
      O => \state_out_reg[51]\(0)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(52 downto 49),
      O(3 downto 0) => \^add_const_state_0\(51 downto 48),
      S(3 downto 0) => \state_out_reg[22]_0\(3 downto 0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(56 downto 53),
      O(3 downto 0) => \^add_const_state_0\(55 downto 52),
      S(3 downto 0) => \state_out_reg[26]_0\(3 downto 0)
    );
\state_out0_carry__12_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(21),
      O => \state_out_reg[58]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => \state_out0_carry__13_n_0\,
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(60 downto 57),
      O(3 downto 0) => \^add_const_state_0\(59 downto 56),
      S(3 downto 0) => \state_out_reg[30]_0\(3 downto 0)
    );
\state_out0_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__13_n_0\,
      CO(3) => \state_out0_carry__14_n_0\,
      CO(2) => \state_out0_carry__14_n_1\,
      CO(1) => \state_out0_carry__14_n_2\,
      CO(0) => \state_out0_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \round_state[0]\(61),
      O(3 downto 0) => \^add_const_state_0\(63 downto 60),
      S(3 downto 1) => \round_state[0]\(64 downto 62),
      S(0) => \state_out_reg[66]\(0)
    );
\state_out0_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__14_n_0\,
      CO(3) => \state_out0_carry__15_n_0\,
      CO(2) => \state_out0_carry__15_n_1\,
      CO(1) => \state_out0_carry__15_n_2\,
      CO(0) => \state_out0_carry__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(67 downto 64),
      S(3 downto 0) => \round_state[0]\(68 downto 65)
    );
\state_out0_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__15_n_0\,
      CO(3) => \state_out0_carry__16_n_0\,
      CO(2) => \state_out0_carry__16_n_1\,
      CO(1) => \state_out0_carry__16_n_2\,
      CO(0) => \state_out0_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(71 downto 68),
      S(3 downto 0) => \round_state[0]\(72 downto 69)
    );
\state_out0_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__16_n_0\,
      CO(3) => \state_out0_carry__17_n_0\,
      CO(2) => \state_out0_carry__17_n_1\,
      CO(1) => \state_out0_carry__17_n_2\,
      CO(0) => \state_out0_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(75 downto 72),
      S(3 downto 0) => \round_state[0]\(76 downto 73)
    );
\state_out0_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__17_n_0\,
      CO(3) => \state_out0_carry__18_n_0\,
      CO(2) => \state_out0_carry__18_n_1\,
      CO(1) => \state_out0_carry__18_n_2\,
      CO(0) => \state_out0_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(79 downto 76),
      S(3 downto 0) => \round_state[0]\(80 downto 77)
    );
\state_out0_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__18_n_0\,
      CO(3) => \state_out0_carry__19_n_0\,
      CO(2) => \state_out0_carry__19_n_1\,
      CO(1) => \state_out0_carry__19_n_2\,
      CO(0) => \state_out0_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(83 downto 80),
      S(3 downto 0) => \round_state[0]\(84 downto 81)
    );
\state_out0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(5),
      O => \state_out_reg[16]\(1)
    );
\state_out0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(4),
      O => \state_out_reg[16]\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(16 downto 13),
      O(3 downto 0) => \^add_const_state_0\(15 downto 12),
      S(3 downto 0) => \state_out_reg[18]\(3 downto 0)
    );
\state_out0_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__19_n_0\,
      CO(3) => \state_out0_carry__20_n_0\,
      CO(2) => \state_out0_carry__20_n_1\,
      CO(1) => \state_out0_carry__20_n_2\,
      CO(0) => \state_out0_carry__20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(87 downto 84),
      S(3 downto 0) => \round_state[0]\(88 downto 85)
    );
\state_out0_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__20_n_0\,
      CO(3) => \state_out0_carry__21_n_0\,
      CO(2) => \state_out0_carry__21_n_1\,
      CO(1) => \state_out0_carry__21_n_2\,
      CO(0) => \state_out0_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(91 downto 88),
      S(3 downto 0) => \round_state[0]\(92 downto 89)
    );
\state_out0_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__21_n_0\,
      CO(3) => \state_out0_carry__22_n_0\,
      CO(2) => \state_out0_carry__22_n_1\,
      CO(1) => \state_out0_carry__22_n_2\,
      CO(0) => \state_out0_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(95 downto 92),
      S(3 downto 0) => \round_state[0]\(96 downto 93)
    );
\state_out0_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__22_n_0\,
      CO(3) => \state_out0_carry__23_n_0\,
      CO(2) => \state_out0_carry__23_n_1\,
      CO(1) => \state_out0_carry__23_n_2\,
      CO(0) => \state_out0_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(99 downto 96),
      S(3 downto 0) => \round_state[0]\(100 downto 97)
    );
\state_out0_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__23_n_0\,
      CO(3) => \state_out0_carry__24_n_0\,
      CO(2) => \state_out0_carry__24_n_1\,
      CO(1) => \state_out0_carry__24_n_2\,
      CO(0) => \state_out0_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(103 downto 100),
      S(3 downto 0) => \round_state[0]\(104 downto 101)
    );
\state_out0_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__24_n_0\,
      CO(3) => \state_out0_carry__25_n_0\,
      CO(2) => \state_out0_carry__25_n_1\,
      CO(1) => \state_out0_carry__25_n_2\,
      CO(0) => \state_out0_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(107 downto 104),
      S(3 downto 0) => \round_state[0]\(108 downto 105)
    );
\state_out0_carry__26\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__25_n_0\,
      CO(3) => \state_out0_carry__26_n_0\,
      CO(2) => \state_out0_carry__26_n_1\,
      CO(1) => \state_out0_carry__26_n_2\,
      CO(0) => \state_out0_carry__26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(111 downto 108),
      S(3 downto 0) => \round_state[0]\(112 downto 109)
    );
\state_out0_carry__27\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__26_n_0\,
      CO(3) => \state_out0_carry__27_n_0\,
      CO(2) => \state_out0_carry__27_n_1\,
      CO(1) => \state_out0_carry__27_n_2\,
      CO(0) => \state_out0_carry__27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(115 downto 112),
      S(3 downto 0) => \round_state[0]\(116 downto 113)
    );
\state_out0_carry__28\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__27_n_0\,
      CO(3) => \state_out0_carry__28_n_0\,
      CO(2) => \state_out0_carry__28_n_1\,
      CO(1) => \state_out0_carry__28_n_2\,
      CO(0) => \state_out0_carry__28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(119 downto 116),
      S(3 downto 0) => \round_state[0]\(120 downto 117)
    );
\state_out0_carry__29\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__28_n_0\,
      CO(3) => \state_out0_carry__29_n_0\,
      CO(2) => \state_out0_carry__29_n_1\,
      CO(1) => \state_out0_carry__29_n_2\,
      CO(0) => \state_out0_carry__29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^add_const_state_0\(123 downto 120),
      S(3 downto 0) => \round_state[0]\(124 downto 121)
    );
\state_out0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(9),
      O => \state_out_reg[20]\(3)
    );
\state_out0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(8),
      O => \state_out_reg[20]\(2)
    );
\state_out0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(7),
      O => \state_out_reg[20]\(1)
    );
\state_out0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(6),
      O => \state_out_reg[20]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(20 downto 17),
      O(3 downto 0) => \^add_const_state_0\(19 downto 16),
      S(3 downto 0) => \state_out_reg[22]\(3 downto 0)
    );
\state_out0_carry__30\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__29_n_0\,
      CO(3 downto 0) => \NLW_state_out0_carry__30_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_state_out0_carry__30_O_UNCONNECTED\(3 downto 1),
      O(0) => \^add_const_state_0\(124),
      S(3 downto 1) => B"000",
      S(0) => \round_state[0]\(125)
    );
\state_out0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(11),
      O => \state_out_reg[24]\(1)
    );
\state_out0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(10),
      O => \state_out_reg[24]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(24 downto 21),
      O(3 downto 0) => \^add_const_state_0\(23 downto 20),
      S(3 downto 0) => \state_out_reg[26]\(3 downto 0)
    );
\state_out0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(12),
      O => \state_out_reg[27]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(28 downto 25),
      O(3 downto 0) => \^add_const_state_0\(27 downto 24),
      S(3 downto 0) => \state_out_reg[30]\(3 downto 0)
    );
\state_out0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(13),
      O => \state_out_reg[29]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(32 downto 29),
      O(3 downto 0) => \^add_const_state_0\(31 downto 28),
      S(3 downto 0) => \state_out_reg[2]\(3 downto 0)
    );
\state_out0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(14),
      O => \state_out_reg[33]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(36 downto 33),
      O(3 downto 0) => \^add_const_state_0\(35 downto 32),
      S(3 downto 0) => \state_out_reg[6]\(3 downto 0)
    );
\state_out0_carry__7_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(15),
      O => \state_out_reg[37]\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(40 downto 37),
      O(3 downto 0) => \^add_const_state_0\(39 downto 36),
      S(3 downto 0) => \state_out_reg[10]_0\(3 downto 0)
    );
\state_out0_carry__8_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(17),
      O => \state_out_reg[44]\(1)
    );
\state_out0_carry__8_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(16),
      O => \state_out_reg[44]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \round_state[0]\(44 downto 41),
      O(3 downto 0) => \^add_const_state_0\(43 downto 40),
      S(3 downto 0) => \state_out_reg[14]_0\(3 downto 0)
    );
\state_out0_carry__9_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(19),
      O => \state_out_reg[48]\(1)
    );
\state_out0_carry__9_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(18),
      O => \state_out_reg[48]\(0)
    );
state_out0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(2),
      O => \state_out_reg[8]\(2)
    );
state_out0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(1),
      O => \state_out_reg[8]\(1)
    );
state_out0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__12_0\(0),
      O => \state_out_reg[8]\(0)
    );
\state_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^add_const_state_0\(61),
      I1 => \^add_const_state_0\(29),
      I2 => \^add_const_state_0\(93),
      I3 => plaintext(0),
      I4 => Q(0),
      O => D(0)
    );
\state_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => Q(1),
      I1 => plaintext(1),
      I2 => \^add_const_state_0\(95),
      I3 => \^add_const_state_0\(31),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_26 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[36]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[48]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[56]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[32]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[96]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_26 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_26;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_26 is
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_0\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__14_n_2\ : STD_LOGIC;
  signal \state_out0_carry__14_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_state_out0_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state_out0_carry__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => \state_out_reg[96]\(0),
      DI(3 downto 0) => \state_out_reg[96]\(4 downto 1),
      O(3 downto 0) => add_const_state(3 downto 0),
      S(3) => \state_out_reg[36]\(1),
      S(2 downto 1) => \state_out_reg[96]\(3 downto 2),
      S(0) => \state_out_reg[36]\(0)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(8 downto 5),
      O(3 downto 0) => add_const_state(7 downto 4),
      S(3 downto 0) => \state_out_reg[96]\(8 downto 5)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(12 downto 9),
      O(3 downto 0) => add_const_state(11 downto 8),
      S(3 downto 1) => \state_out_reg[44]\(2 downto 0),
      S(0) => \state_out_reg[96]\(9)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(48 downto 45),
      O(3 downto 0) => add_const_state(47 downto 44),
      S(3 downto 1) => \state_out_reg[48]_0\(2 downto 0),
      S(0) => \state_out_reg[96]\(45)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(52 downto 49),
      O(3 downto 0) => add_const_state(51 downto 48),
      S(3) => \state_out_reg[52]_0\(1),
      S(2 downto 1) => \state_out_reg[96]\(51 downto 50),
      S(0) => \state_out_reg[52]_0\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(56 downto 53),
      O(3 downto 0) => add_const_state(55 downto 52),
      S(3 downto 2) => \state_out_reg[56]_0\(1 downto 0),
      S(1 downto 0) => \state_out_reg[96]\(54 downto 53)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => \state_out0_carry__13_n_0\,
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(60 downto 57),
      O(3 downto 0) => add_const_state(59 downto 56),
      S(3 downto 1) => \state_out_reg[60]_0\(2 downto 0),
      S(0) => \state_out_reg[96]\(57)
    );
\state_out0_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__13_n_0\,
      CO(3) => \state_out_reg[63]\(0),
      CO(2) => \NLW_state_out0_carry__14_CO_UNCONNECTED\(2),
      CO(1) => \state_out0_carry__14_n_2\,
      CO(0) => \state_out0_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \state_out_reg[96]\(63 downto 61),
      O(3) => \NLW_state_out0_carry__14_O_UNCONNECTED\(3),
      O(2 downto 0) => add_const_state(62 downto 60),
      S(3) => '1',
      S(2 downto 1) => \state_out_reg[96]\(63 downto 62),
      S(0) => \state_out_reg[96]_0\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(16 downto 13),
      O(3 downto 0) => add_const_state(15 downto 12),
      S(3 downto 2) => \state_out_reg[96]\(16 downto 15),
      S(1 downto 0) => \state_out_reg[48]\(1 downto 0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(20 downto 17),
      O(3 downto 0) => add_const_state(19 downto 16),
      S(3 downto 2) => \state_out_reg[52]\(1 downto 0),
      S(1 downto 0) => \state_out_reg[96]\(18 downto 17)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(24 downto 21),
      O(3 downto 0) => add_const_state(23 downto 20),
      S(3 downto 2) => \state_out_reg[96]\(24 downto 23),
      S(1 downto 0) => \state_out_reg[56]\(1 downto 0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(28 downto 25),
      O(3 downto 0) => add_const_state(27 downto 24),
      S(3 downto 1) => \state_out_reg[96]\(28 downto 26),
      S(0) => \state_out_reg[60]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(32 downto 29),
      O(3 downto 0) => add_const_state(31 downto 28),
      S(3 downto 0) => \state_out_reg[32]\(3 downto 0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(36 downto 33),
      O(3 downto 0) => add_const_state(35 downto 32),
      S(3 downto 1) => \state_out_reg[96]\(36 downto 34),
      S(0) => \state_out_reg[36]_0\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(40 downto 37),
      O(3 downto 0) => add_const_state(39 downto 36),
      S(3 downto 2) => \state_out_reg[40]\(2 downto 1),
      S(1) => \state_out_reg[96]\(38),
      S(0) => \state_out_reg[40]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \state_out_reg[96]\(44 downto 41),
      O(3 downto 0) => add_const_state(43 downto 40),
      S(3 downto 1) => \state_out_reg[44]_0\(2 downto 0),
      S(0) => \state_out_reg[96]\(41)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_add_constant_28 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 59 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[40]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[33]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[32]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[22]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[20]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 60 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[43]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[51]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[55]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[59]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[127]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[39]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[43]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[47]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[51]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[55]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[59]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out0_carry__13_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_add_constant_28 : entity is "ascon_add_constant";
end design_ascon_ascon_core_0_2_ascon_add_constant_28;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_add_constant_28 is
  signal \state_out0_carry__0_n_0\ : STD_LOGIC;
  signal \state_out0_carry__0_n_1\ : STD_LOGIC;
  signal \state_out0_carry__0_n_2\ : STD_LOGIC;
  signal \state_out0_carry__0_n_3\ : STD_LOGIC;
  signal \state_out0_carry__10_n_0\ : STD_LOGIC;
  signal \state_out0_carry__10_n_1\ : STD_LOGIC;
  signal \state_out0_carry__10_n_2\ : STD_LOGIC;
  signal \state_out0_carry__10_n_3\ : STD_LOGIC;
  signal \state_out0_carry__11_n_0\ : STD_LOGIC;
  signal \state_out0_carry__11_n_1\ : STD_LOGIC;
  signal \state_out0_carry__11_n_2\ : STD_LOGIC;
  signal \state_out0_carry__11_n_3\ : STD_LOGIC;
  signal \state_out0_carry__12_n_0\ : STD_LOGIC;
  signal \state_out0_carry__12_n_1\ : STD_LOGIC;
  signal \state_out0_carry__12_n_2\ : STD_LOGIC;
  signal \state_out0_carry__12_n_3\ : STD_LOGIC;
  signal \state_out0_carry__13_n_1\ : STD_LOGIC;
  signal \state_out0_carry__13_n_2\ : STD_LOGIC;
  signal \state_out0_carry__13_n_3\ : STD_LOGIC;
  signal \state_out0_carry__1_n_0\ : STD_LOGIC;
  signal \state_out0_carry__1_n_1\ : STD_LOGIC;
  signal \state_out0_carry__1_n_2\ : STD_LOGIC;
  signal \state_out0_carry__1_n_3\ : STD_LOGIC;
  signal \state_out0_carry__2_n_0\ : STD_LOGIC;
  signal \state_out0_carry__2_n_1\ : STD_LOGIC;
  signal \state_out0_carry__2_n_2\ : STD_LOGIC;
  signal \state_out0_carry__2_n_3\ : STD_LOGIC;
  signal \state_out0_carry__3_n_0\ : STD_LOGIC;
  signal \state_out0_carry__3_n_1\ : STD_LOGIC;
  signal \state_out0_carry__3_n_2\ : STD_LOGIC;
  signal \state_out0_carry__3_n_3\ : STD_LOGIC;
  signal \state_out0_carry__4_n_0\ : STD_LOGIC;
  signal \state_out0_carry__4_n_1\ : STD_LOGIC;
  signal \state_out0_carry__4_n_2\ : STD_LOGIC;
  signal \state_out0_carry__4_n_3\ : STD_LOGIC;
  signal \state_out0_carry__5_n_0\ : STD_LOGIC;
  signal \state_out0_carry__5_n_1\ : STD_LOGIC;
  signal \state_out0_carry__5_n_2\ : STD_LOGIC;
  signal \state_out0_carry__5_n_3\ : STD_LOGIC;
  signal \state_out0_carry__6_n_0\ : STD_LOGIC;
  signal \state_out0_carry__6_n_1\ : STD_LOGIC;
  signal \state_out0_carry__6_n_2\ : STD_LOGIC;
  signal \state_out0_carry__6_n_3\ : STD_LOGIC;
  signal \state_out0_carry__7_n_0\ : STD_LOGIC;
  signal \state_out0_carry__7_n_1\ : STD_LOGIC;
  signal \state_out0_carry__7_n_2\ : STD_LOGIC;
  signal \state_out0_carry__7_n_3\ : STD_LOGIC;
  signal \state_out0_carry__8_n_0\ : STD_LOGIC;
  signal \state_out0_carry__8_n_1\ : STD_LOGIC;
  signal \state_out0_carry__8_n_2\ : STD_LOGIC;
  signal \state_out0_carry__8_n_3\ : STD_LOGIC;
  signal \state_out0_carry__9_n_0\ : STD_LOGIC;
  signal \state_out0_carry__9_n_1\ : STD_LOGIC;
  signal \state_out0_carry__9_n_2\ : STD_LOGIC;
  signal \state_out0_carry__9_n_3\ : STD_LOGIC;
  signal state_out0_carry_n_0 : STD_LOGIC;
  signal state_out0_carry_n_1 : STD_LOGIC;
  signal state_out0_carry_n_2 : STD_LOGIC;
  signal state_out0_carry_n_3 : STD_LOGIC;
begin
state_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_out0_carry_n_0,
      CO(2) => state_out0_carry_n_1,
      CO(1) => state_out0_carry_n_2,
      CO(0) => state_out0_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => add_const_state(3 downto 0),
      S(3) => Q(4),
      S(2) => S(1),
      S(1) => Q(2),
      S(0) => S(0)
    );
\state_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_out0_carry_n_0,
      CO(3) => \state_out0_carry__0_n_0\,
      CO(2) => \state_out0_carry__0_n_1\,
      CO(1) => \state_out0_carry__0_n_2\,
      CO(0) => \state_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => add_const_state(7 downto 4),
      S(3) => \state_out_reg[43]\(0),
      S(2 downto 0) => Q(7 downto 5)
    );
\state_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__0_n_0\,
      CO(3) => \state_out0_carry__1_n_0\,
      CO(2) => \state_out0_carry__1_n_1\,
      CO(1) => \state_out0_carry__1_n_2\,
      CO(0) => \state_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => add_const_state(11 downto 8),
      S(3 downto 0) => Q(12 downto 9)
    );
\state_out0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__9_n_0\,
      CO(3) => \state_out0_carry__10_n_0\,
      CO(2) => \state_out0_carry__10_n_1\,
      CO(1) => \state_out0_carry__10_n_2\,
      CO(0) => \state_out0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(48 downto 45),
      O(3 downto 0) => add_const_state(47 downto 44),
      S(3 downto 2) => \state_out_reg[51]_0\(2 downto 1),
      S(1) => Q(46),
      S(0) => \state_out_reg[51]_0\(0)
    );
\state_out0_carry__10_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(25),
      O => \state_out_reg[48]\(2)
    );
\state_out0_carry__10_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(24),
      O => \state_out_reg[48]\(1)
    );
\state_out0_carry__10_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(23),
      O => \state_out_reg[48]\(0)
    );
\state_out0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__10_n_0\,
      CO(3) => \state_out0_carry__11_n_0\,
      CO(2) => \state_out0_carry__11_n_1\,
      CO(1) => \state_out0_carry__11_n_2\,
      CO(0) => \state_out0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(52 downto 49),
      O(3 downto 0) => add_const_state(51 downto 48),
      S(3 downto 1) => Q(52 downto 50),
      S(0) => \state_out_reg[55]_0\(0)
    );
\state_out0_carry__11_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(27),
      O => \state_out_reg[52]\(1)
    );
\state_out0_carry__11_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(26),
      O => \state_out_reg[52]\(0)
    );
\state_out0_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__11_n_0\,
      CO(3) => \state_out0_carry__12_n_0\,
      CO(2) => \state_out0_carry__12_n_1\,
      CO(1) => \state_out0_carry__12_n_2\,
      CO(0) => \state_out0_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(56 downto 53),
      O(3 downto 0) => add_const_state(55 downto 52),
      S(3 downto 0) => \state_out_reg[59]_0\(3 downto 0)
    );
\state_out0_carry__12_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(29),
      O => \state_out_reg[56]\(1)
    );
\state_out0_carry__12_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(28),
      O => \state_out_reg[56]\(0)
    );
\state_out0_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__12_n_0\,
      CO(3) => CO(0),
      CO(2) => \state_out0_carry__13_n_1\,
      CO(1) => \state_out0_carry__13_n_2\,
      CO(0) => \state_out0_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(60 downto 57),
      O(3 downto 0) => add_const_state(59 downto 56),
      S(3 downto 0) => Q(60 downto 57)
    );
\state_out0_carry__13_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(32),
      O => \state_out_reg[60]\(2)
    );
\state_out0_carry__13_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(31),
      O => \state_out_reg[60]\(1)
    );
\state_out0_carry__13_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(30),
      O => \state_out_reg[60]\(0)
    );
\state_out0_carry__1_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(4),
      O => \state_out_reg[12]\(2)
    );
\state_out0_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(3),
      O => \state_out_reg[12]\(1)
    );
\state_out0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(2),
      O => \state_out_reg[12]\(0)
    );
\state_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__1_n_0\,
      CO(3) => \state_out0_carry__2_n_0\,
      CO(2) => \state_out0_carry__2_n_1\,
      CO(1) => \state_out0_carry__2_n_2\,
      CO(0) => \state_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => add_const_state(15 downto 12),
      S(3) => Q(16),
      S(2 downto 0) => \state_out_reg[51]\(2 downto 0)
    );
\state_out0_carry__2_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(6),
      O => \state_out_reg[14]\(1)
    );
\state_out0_carry__2_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(5),
      O => \state_out_reg[14]\(0)
    );
\state_out0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__2_n_0\,
      CO(3) => \state_out0_carry__3_n_0\,
      CO(2) => \state_out0_carry__3_n_1\,
      CO(1) => \state_out0_carry__3_n_2\,
      CO(0) => \state_out0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => add_const_state(19 downto 16),
      S(3) => \state_out_reg[55]\(2),
      S(2) => Q(19),
      S(1 downto 0) => \state_out_reg[55]\(1 downto 0)
    );
\state_out0_carry__3_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(8),
      O => \state_out_reg[20]\(1)
    );
\state_out0_carry__3_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(7),
      O => \state_out_reg[20]\(0)
    );
\state_out0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__3_n_0\,
      CO(3) => \state_out0_carry__4_n_0\,
      CO(2) => \state_out0_carry__4_n_1\,
      CO(1) => \state_out0_carry__4_n_2\,
      CO(0) => \state_out0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(24 downto 21),
      O(3 downto 0) => add_const_state(23 downto 20),
      S(3) => Q(24),
      S(2 downto 1) => \state_out_reg[59]\(1 downto 0),
      S(0) => Q(21)
    );
\state_out0_carry__4_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(10),
      O => \state_out_reg[22]\(1)
    );
\state_out0_carry__4_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(9),
      O => \state_out_reg[22]\(0)
    );
\state_out0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__4_n_0\,
      CO(3) => \state_out0_carry__5_n_0\,
      CO(2) => \state_out0_carry__5_n_1\,
      CO(1) => \state_out0_carry__5_n_2\,
      CO(0) => \state_out0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(28 downto 25),
      O(3 downto 0) => add_const_state(27 downto 24),
      S(3 downto 2) => \state_out_reg[127]\(2 downto 1),
      S(1) => Q(26),
      S(0) => \state_out_reg[127]\(0)
    );
\state_out0_carry__5_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(11),
      O => \state_out_reg[25]\(0)
    );
\state_out0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__5_n_0\,
      CO(3) => \state_out0_carry__6_n_0\,
      CO(2) => \state_out0_carry__6_n_1\,
      CO(1) => \state_out0_carry__6_n_2\,
      CO(0) => \state_out0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(32 downto 29),
      O(3 downto 0) => add_const_state(31 downto 28),
      S(3) => Q(32),
      S(2) => \state_out_reg[35]\(0),
      S(1 downto 0) => Q(30 downto 29)
    );
\state_out0_carry__6_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(15),
      O => \state_out_reg[32]\(3)
    );
\state_out0_carry__6_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(14),
      O => \state_out_reg[32]\(2)
    );
\state_out0_carry__6_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(13),
      O => \state_out_reg[32]\(1)
    );
\state_out0_carry__6_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(12),
      O => \state_out_reg[32]\(0)
    );
\state_out0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__6_n_0\,
      CO(3) => \state_out0_carry__7_n_0\,
      CO(2) => \state_out0_carry__7_n_1\,
      CO(1) => \state_out0_carry__7_n_2\,
      CO(0) => \state_out0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(36 downto 33),
      O(3 downto 0) => add_const_state(35 downto 32),
      S(3 downto 2) => \state_out_reg[39]\(1 downto 0),
      S(1 downto 0) => Q(34 downto 33)
    );
\state_out0_carry__7_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(16),
      O => \state_out_reg[33]\(0)
    );
\state_out0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__7_n_0\,
      CO(3) => \state_out0_carry__8_n_0\,
      CO(2) => \state_out0_carry__8_n_1\,
      CO(1) => \state_out0_carry__8_n_2\,
      CO(0) => \state_out0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(40 downto 37),
      O(3 downto 0) => add_const_state(39 downto 36),
      S(3 downto 2) => Q(40 downto 39),
      S(1) => \state_out_reg[43]_0\(0),
      S(0) => Q(37)
    );
\state_out0_carry__8_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(19),
      O => \state_out_reg[40]\(2)
    );
\state_out0_carry__8_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(18),
      O => \state_out_reg[40]\(1)
    );
\state_out0_carry__8_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(17),
      O => \state_out_reg[40]\(0)
    );
\state_out0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_out0_carry__8_n_0\,
      CO(3) => \state_out0_carry__9_n_0\,
      CO(2) => \state_out0_carry__9_n_1\,
      CO(1) => \state_out0_carry__9_n_2\,
      CO(0) => \state_out0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(44 downto 41),
      O(3 downto 0) => add_const_state(43 downto 40),
      S(3 downto 2) => Q(44 downto 43),
      S(1 downto 0) => \state_out_reg[47]\(1 downto 0)
    );
\state_out0_carry__9_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(22),
      O => \state_out_reg[44]\(2)
    );
\state_out0_carry__9_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(21),
      O => \state_out_reg[44]\(1)
    );
\state_out0_carry__9_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(20),
      O => \state_out_reg[44]\(0)
    );
\state_out0_carry_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(1),
      O => \state_out_reg[4]\(1)
    );
\state_out0_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_out0_carry__13_0\(0),
      O => \state_out_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_finalization is
  port (
    ciphertext : out STD_LOGIC_VECTOR ( 126 downto 0 );
    enable : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 126 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_finalization : entity is "ascon_finalization";
end design_ascon_ascon_core_0_2_ascon_finalization;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_finalization is
begin
\temp_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(0),
      Q => ciphertext(0)
    );
\temp_state_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(99),
      Q => ciphertext(99)
    );
\temp_state_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(100),
      Q => ciphertext(100)
    );
\temp_state_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(101),
      Q => ciphertext(101)
    );
\temp_state_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(102),
      Q => ciphertext(102)
    );
\temp_state_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(103),
      Q => ciphertext(103)
    );
\temp_state_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(104),
      Q => ciphertext(104)
    );
\temp_state_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(105),
      Q => ciphertext(105)
    );
\temp_state_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(106),
      Q => ciphertext(106)
    );
\temp_state_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(107),
      Q => ciphertext(107)
    );
\temp_state_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(108),
      Q => ciphertext(108)
    );
\temp_state_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(10),
      Q => ciphertext(10)
    );
\temp_state_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(109),
      Q => ciphertext(109)
    );
\temp_state_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(110),
      Q => ciphertext(110)
    );
\temp_state_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(111),
      Q => ciphertext(111)
    );
\temp_state_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(112),
      Q => ciphertext(112)
    );
\temp_state_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(113),
      Q => ciphertext(113)
    );
\temp_state_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(114),
      Q => ciphertext(114)
    );
\temp_state_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(115),
      Q => ciphertext(115)
    );
\temp_state_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(116),
      Q => ciphertext(116)
    );
\temp_state_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(117),
      Q => ciphertext(117)
    );
\temp_state_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(118),
      Q => ciphertext(118)
    );
\temp_state_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(11),
      Q => ciphertext(11)
    );
\temp_state_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(119),
      Q => ciphertext(119)
    );
\temp_state_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(120),
      Q => ciphertext(120)
    );
\temp_state_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(121),
      Q => ciphertext(121)
    );
\temp_state_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(122),
      Q => ciphertext(122)
    );
\temp_state_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(123),
      Q => ciphertext(123)
    );
\temp_state_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(124),
      Q => ciphertext(124)
    );
\temp_state_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(125),
      Q => ciphertext(125)
    );
\temp_state_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(126),
      Q => ciphertext(126)
    );
\temp_state_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(12),
      Q => ciphertext(12)
    );
\temp_state_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(13),
      Q => ciphertext(13)
    );
\temp_state_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(14),
      Q => ciphertext(14)
    );
\temp_state_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(15),
      Q => ciphertext(15)
    );
\temp_state_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(16),
      Q => ciphertext(16)
    );
\temp_state_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(17),
      Q => ciphertext(17)
    );
\temp_state_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(18),
      Q => ciphertext(18)
    );
\temp_state_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(19),
      Q => ciphertext(19)
    );
\temp_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(1),
      Q => ciphertext(1)
    );
\temp_state_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(20),
      Q => ciphertext(20)
    );
\temp_state_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(21),
      Q => ciphertext(21)
    );
\temp_state_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(22),
      Q => ciphertext(22)
    );
\temp_state_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(23),
      Q => ciphertext(23)
    );
\temp_state_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(24),
      Q => ciphertext(24)
    );
\temp_state_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(25),
      Q => ciphertext(25)
    );
\temp_state_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(26),
      Q => ciphertext(26)
    );
\temp_state_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(27),
      Q => ciphertext(27)
    );
\temp_state_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(28),
      Q => ciphertext(28)
    );
\temp_state_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(29),
      Q => ciphertext(29)
    );
\temp_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(2),
      Q => ciphertext(2)
    );
\temp_state_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(30),
      Q => ciphertext(30)
    );
\temp_state_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(31),
      Q => ciphertext(31)
    );
\temp_state_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(32),
      Q => ciphertext(32)
    );
\temp_state_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(33),
      Q => ciphertext(33)
    );
\temp_state_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(34),
      Q => ciphertext(34)
    );
\temp_state_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(35),
      Q => ciphertext(35)
    );
\temp_state_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(36),
      Q => ciphertext(36)
    );
\temp_state_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(37),
      Q => ciphertext(37)
    );
\temp_state_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(38),
      Q => ciphertext(38)
    );
\temp_state_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(39),
      Q => ciphertext(39)
    );
\temp_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(3),
      Q => ciphertext(3)
    );
\temp_state_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(40),
      Q => ciphertext(40)
    );
\temp_state_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(41),
      Q => ciphertext(41)
    );
\temp_state_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(42),
      Q => ciphertext(42)
    );
\temp_state_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(43),
      Q => ciphertext(43)
    );
\temp_state_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(44),
      Q => ciphertext(44)
    );
\temp_state_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(45),
      Q => ciphertext(45)
    );
\temp_state_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(46),
      Q => ciphertext(46)
    );
\temp_state_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(47),
      Q => ciphertext(47)
    );
\temp_state_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(48),
      Q => ciphertext(48)
    );
\temp_state_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(49),
      Q => ciphertext(49)
    );
\temp_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(4),
      Q => ciphertext(4)
    );
\temp_state_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(50),
      Q => ciphertext(50)
    );
\temp_state_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(51),
      Q => ciphertext(51)
    );
\temp_state_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(52),
      Q => ciphertext(52)
    );
\temp_state_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(53),
      Q => ciphertext(53)
    );
\temp_state_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(54),
      Q => ciphertext(54)
    );
\temp_state_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(55),
      Q => ciphertext(55)
    );
\temp_state_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(56),
      Q => ciphertext(56)
    );
\temp_state_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(57),
      Q => ciphertext(57)
    );
\temp_state_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(58),
      Q => ciphertext(58)
    );
\temp_state_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(59),
      Q => ciphertext(59)
    );
\temp_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(5),
      Q => ciphertext(5)
    );
\temp_state_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(60),
      Q => ciphertext(60)
    );
\temp_state_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(61),
      Q => ciphertext(61)
    );
\temp_state_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(62),
      Q => ciphertext(62)
    );
\temp_state_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(63),
      Q => ciphertext(63)
    );
\temp_state_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(64),
      Q => ciphertext(64)
    );
\temp_state_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(65),
      Q => ciphertext(65)
    );
\temp_state_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(66),
      Q => ciphertext(66)
    );
\temp_state_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(67),
      Q => ciphertext(67)
    );
\temp_state_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(68),
      Q => ciphertext(68)
    );
\temp_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(6),
      Q => ciphertext(6)
    );
\temp_state_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(69),
      Q => ciphertext(69)
    );
\temp_state_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(70),
      Q => ciphertext(70)
    );
\temp_state_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(71),
      Q => ciphertext(71)
    );
\temp_state_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(72),
      Q => ciphertext(72)
    );
\temp_state_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(73),
      Q => ciphertext(73)
    );
\temp_state_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(74),
      Q => ciphertext(74)
    );
\temp_state_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(75),
      Q => ciphertext(75)
    );
\temp_state_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(76),
      Q => ciphertext(76)
    );
\temp_state_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(77),
      Q => ciphertext(77)
    );
\temp_state_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(78),
      Q => ciphertext(78)
    );
\temp_state_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(7),
      Q => ciphertext(7)
    );
\temp_state_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(79),
      Q => ciphertext(79)
    );
\temp_state_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(80),
      Q => ciphertext(80)
    );
\temp_state_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(81),
      Q => ciphertext(81)
    );
\temp_state_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(82),
      Q => ciphertext(82)
    );
\temp_state_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(83),
      Q => ciphertext(83)
    );
\temp_state_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(84),
      Q => ciphertext(84)
    );
\temp_state_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(85),
      Q => ciphertext(85)
    );
\temp_state_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(86),
      Q => ciphertext(86)
    );
\temp_state_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(87),
      Q => ciphertext(87)
    );
\temp_state_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(88),
      Q => ciphertext(88)
    );
\temp_state_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(8),
      Q => ciphertext(8)
    );
\temp_state_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(89),
      Q => ciphertext(89)
    );
\temp_state_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(90),
      Q => ciphertext(90)
    );
\temp_state_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(91),
      Q => ciphertext(91)
    );
\temp_state_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(92),
      Q => ciphertext(92)
    );
\temp_state_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(93),
      Q => ciphertext(93)
    );
\temp_state_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(94),
      Q => ciphertext(94)
    );
\temp_state_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(95),
      Q => ciphertext(95)
    );
\temp_state_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(96),
      Q => ciphertext(96)
    );
\temp_state_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(97),
      Q => ciphertext(97)
    );
\temp_state_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(98),
      Q => ciphertext(98)
    );
\temp_state_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(9),
      Q => ciphertext(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_key_schedule is
  port (
    state_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \plaintext[62]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[58]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[54]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[50]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[46]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[42]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[38]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[26]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \round_state[0]\ : out STD_LOGIC_VECTOR ( 125 downto 0 );
    \plaintext[18]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \plaintext[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    key : in STD_LOGIC_VECTOR ( 127 downto 0 );
    plaintext : in STD_LOGIC_VECTOR ( 125 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_key_schedule : entity is "ascon_key_schedule";
end design_ascon_ascon_core_0_2_ascon_key_schedule;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_key_schedule is
  signal key_schedule_state : STD_LOGIC_VECTOR ( 127 downto 3 );
  signal \round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][0]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][100]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][101]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][102]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][103]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][104]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][105]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][106]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][107]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][108]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][109]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][10]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][110]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][111]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][112]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][113]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][114]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][115]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][116]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][117]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][118]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][119]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][11]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][12]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][13]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][14]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][15]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][16]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][17]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][18]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][19]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][1]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][20]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][21]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][22]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][23]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][24]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][25]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][26]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][27]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][28]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][29]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][2]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][30]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][31]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][32]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][33]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][34]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][35]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][36]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][37]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][38]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][39]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][3]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][40]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][41]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][42]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][43]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][44]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][45]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][46]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][47]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][48]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][49]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][4]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][50]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][51]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][52]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][53]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][54]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][55]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][56]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][57]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][58]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][59]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][5]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][60]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][61]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][62]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][63]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][64]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][65]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][66]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][67]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][68]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][69]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][6]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][70]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][71]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][72]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][73]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][74]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][75]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][76]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][77]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][78]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][79]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][7]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][80]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][81]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][82]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][83]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][84]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][85]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][86]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][87]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][88]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][89]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][8]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][90]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][91]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][92]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][93]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][94]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][95]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][96]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][97]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][98]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][99]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[3][9]_ks_inst_round_key_reg_c_2_n_0\ : STD_LOGIC;
  signal \round_key_reg[4][120]_ks_inst_round_key_reg_c_3_n_0\ : STD_LOGIC;
  signal \round_key_reg[4][121]_ks_inst_round_key_reg_c_3_n_0\ : STD_LOGIC;
  signal \round_key_reg[4][122]_ks_inst_round_key_reg_c_3_n_0\ : STD_LOGIC;
  signal \round_key_reg[4][123]_ks_inst_round_key_reg_c_3_n_0\ : STD_LOGIC;
  signal \round_key_reg[4][124]_ks_inst_round_key_reg_c_3_n_0\ : STD_LOGIC;
  signal \round_key_reg[4][125]_ks_inst_round_key_reg_c_3_n_0\ : STD_LOGIC;
  signal \round_key_reg[4][126]_ks_inst_round_key_reg_c_3_n_0\ : STD_LOGIC;
  signal \round_key_reg[4][127]_ks_inst_round_key_reg_c_3_n_0\ : STD_LOGIC;
  signal \round_key_reg[4]_0\ : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal round_key_reg_c_0_n_0 : STD_LOGIC;
  signal round_key_reg_c_1_n_0 : STD_LOGIC;
  signal round_key_reg_c_2_n_0 : STD_LOGIC;
  signal round_key_reg_c_3_n_0 : STD_LOGIC;
  signal round_key_reg_c_n_0 : STD_LOGIC;
  signal \round_key_reg_gate__0_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__100_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__101_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__102_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__103_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__104_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__105_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__106_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__107_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__108_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__109_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__10_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__110_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__111_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__112_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__113_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__114_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__115_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__116_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__117_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__118_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__119_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__11_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__120_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__121_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__122_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__123_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__124_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__125_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__126_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__12_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__13_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__14_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__15_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__16_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__17_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__18_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__19_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__1_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__20_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__21_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__22_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__23_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__24_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__25_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__26_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__27_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__28_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__29_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__2_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__30_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__31_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__32_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__33_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__34_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__35_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__36_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__37_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__38_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__39_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__3_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__40_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__41_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__42_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__43_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__44_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__45_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__46_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__47_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__48_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__49_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__4_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__50_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__51_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__52_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__53_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__54_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__55_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__56_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__57_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__58_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__59_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__5_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__60_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__61_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__62_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__63_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__64_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__65_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__66_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__67_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__68_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__69_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__6_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__70_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__71_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__72_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__73_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__74_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__75_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__76_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__77_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__78_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__79_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__7_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__80_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__81_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__82_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__83_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__84_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__85_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__86_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__87_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__88_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__89_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__8_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__90_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__91_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__92_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__93_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__94_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__95_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__96_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__97_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__98_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__99_n_0\ : STD_LOGIC;
  signal \round_key_reg_gate__9_n_0\ : STD_LOGIC;
  signal round_key_reg_gate_n_0 : STD_LOGIC;
  signal \^state_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal temp0 : STD_LOGIC_VECTOR ( 119 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2] ";
  attribute srl_name of \round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1\ : label is "inst/\ks_inst/round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1 ";
  attribute srl_bus_name of \round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3] ";
  attribute srl_name of \round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2 ";
  attribute srl_bus_name of \round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3] ";
  attribute srl_name of \round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2 ";
  attribute srl_bus_name of \round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3] ";
  attribute srl_name of \round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2 ";
  attribute srl_bus_name of \round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3] ";
  attribute srl_name of \round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2 ";
  attribute srl_bus_name of \round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3] ";
  attribute srl_name of \round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2 ";
  attribute srl_bus_name of \round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3] ";
  attribute srl_name of \round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2 ";
  attribute srl_bus_name of \round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3] ";
  attribute srl_name of \round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2 ";
  attribute srl_bus_name of \round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3] ";
  attribute srl_name of \round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2\ : label is "inst/\ks_inst/round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of round_key_reg_gate : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \round_key_reg_gate__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \round_key_reg_gate__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \round_key_reg_gate__10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \round_key_reg_gate__100\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \round_key_reg_gate__101\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \round_key_reg_gate__102\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \round_key_reg_gate__103\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \round_key_reg_gate__104\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \round_key_reg_gate__105\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \round_key_reg_gate__106\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \round_key_reg_gate__107\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \round_key_reg_gate__108\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \round_key_reg_gate__109\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \round_key_reg_gate__11\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \round_key_reg_gate__110\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \round_key_reg_gate__111\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \round_key_reg_gate__112\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \round_key_reg_gate__113\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \round_key_reg_gate__114\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \round_key_reg_gate__115\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \round_key_reg_gate__116\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \round_key_reg_gate__117\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \round_key_reg_gate__118\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \round_key_reg_gate__119\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \round_key_reg_gate__12\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \round_key_reg_gate__120\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \round_key_reg_gate__121\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \round_key_reg_gate__122\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \round_key_reg_gate__123\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \round_key_reg_gate__124\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \round_key_reg_gate__125\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \round_key_reg_gate__126\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \round_key_reg_gate__13\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \round_key_reg_gate__14\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \round_key_reg_gate__15\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \round_key_reg_gate__16\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \round_key_reg_gate__17\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \round_key_reg_gate__18\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \round_key_reg_gate__19\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \round_key_reg_gate__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \round_key_reg_gate__20\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \round_key_reg_gate__21\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \round_key_reg_gate__22\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \round_key_reg_gate__23\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \round_key_reg_gate__24\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \round_key_reg_gate__25\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \round_key_reg_gate__26\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \round_key_reg_gate__27\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \round_key_reg_gate__28\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \round_key_reg_gate__29\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \round_key_reg_gate__3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \round_key_reg_gate__30\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \round_key_reg_gate__31\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \round_key_reg_gate__32\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \round_key_reg_gate__33\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \round_key_reg_gate__34\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \round_key_reg_gate__35\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \round_key_reg_gate__36\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \round_key_reg_gate__37\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \round_key_reg_gate__38\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \round_key_reg_gate__39\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \round_key_reg_gate__4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \round_key_reg_gate__40\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \round_key_reg_gate__41\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \round_key_reg_gate__42\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \round_key_reg_gate__43\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \round_key_reg_gate__44\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \round_key_reg_gate__45\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \round_key_reg_gate__46\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \round_key_reg_gate__47\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \round_key_reg_gate__48\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \round_key_reg_gate__49\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \round_key_reg_gate__5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \round_key_reg_gate__50\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \round_key_reg_gate__51\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \round_key_reg_gate__52\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \round_key_reg_gate__53\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \round_key_reg_gate__54\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \round_key_reg_gate__55\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \round_key_reg_gate__56\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \round_key_reg_gate__57\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \round_key_reg_gate__58\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \round_key_reg_gate__59\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \round_key_reg_gate__6\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \round_key_reg_gate__60\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \round_key_reg_gate__61\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \round_key_reg_gate__62\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \round_key_reg_gate__63\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \round_key_reg_gate__64\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \round_key_reg_gate__65\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \round_key_reg_gate__66\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \round_key_reg_gate__67\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \round_key_reg_gate__68\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \round_key_reg_gate__69\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \round_key_reg_gate__7\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \round_key_reg_gate__70\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \round_key_reg_gate__71\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \round_key_reg_gate__72\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \round_key_reg_gate__73\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \round_key_reg_gate__74\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \round_key_reg_gate__75\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \round_key_reg_gate__76\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \round_key_reg_gate__77\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \round_key_reg_gate__78\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \round_key_reg_gate__79\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \round_key_reg_gate__8\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \round_key_reg_gate__80\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \round_key_reg_gate__81\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \round_key_reg_gate__82\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \round_key_reg_gate__83\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \round_key_reg_gate__84\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \round_key_reg_gate__85\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \round_key_reg_gate__86\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \round_key_reg_gate__87\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \round_key_reg_gate__88\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \round_key_reg_gate__89\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \round_key_reg_gate__9\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \round_key_reg_gate__90\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \round_key_reg_gate__91\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \round_key_reg_gate__92\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \round_key_reg_gate__93\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \round_key_reg_gate__94\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \round_key_reg_gate__95\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \round_key_reg_gate__96\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \round_key_reg_gate__97\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \round_key_reg_gate__98\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \round_key_reg_gate__99\ : label is "soft_lutpair88";
begin
  state_out(2 downto 0) <= \^state_out\(2 downto 0);
\round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(0),
      Q => \round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(100),
      Q => \round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(101),
      Q => \round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(102),
      Q => \round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(103),
      Q => \round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(104),
      Q => \round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(105),
      Q => \round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(106),
      Q => \round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(107),
      Q => \round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(108),
      Q => \round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(109),
      Q => \round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(10),
      Q => \round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(110),
      Q => \round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(111),
      Q => \round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(112),
      Q => \round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(113),
      Q => \round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(114),
      Q => \round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(115),
      Q => \round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(116),
      Q => \round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(117),
      Q => \round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(118),
      Q => \round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(119),
      Q => \round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(11),
      Q => \round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(12),
      Q => \round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(13),
      Q => \round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(14),
      Q => \round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(15),
      Q => \round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(16),
      Q => \round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(17),
      Q => \round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(18),
      Q => \round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(19),
      Q => \round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(1),
      Q => \round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(20),
      Q => \round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(21),
      Q => \round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(22),
      Q => \round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(23),
      Q => \round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(24),
      Q => \round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(25),
      Q => \round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(26),
      Q => \round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(27),
      Q => \round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(28),
      Q => \round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(29),
      Q => \round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(2),
      Q => \round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(30),
      Q => \round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(31),
      Q => \round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(32),
      Q => \round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(33),
      Q => \round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(34),
      Q => \round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(35),
      Q => \round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(36),
      Q => \round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(37),
      Q => \round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(38),
      Q => \round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(39),
      Q => \round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(3),
      Q => \round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(40),
      Q => \round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(41),
      Q => \round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(42),
      Q => \round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(43),
      Q => \round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(44),
      Q => \round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(45),
      Q => \round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(46),
      Q => \round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(47),
      Q => \round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(48),
      Q => \round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(49),
      Q => \round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(4),
      Q => \round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(50),
      Q => \round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(51),
      Q => \round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(52),
      Q => \round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(53),
      Q => \round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(54),
      Q => \round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(55),
      Q => \round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(56),
      Q => \round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(57),
      Q => \round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(58),
      Q => \round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(59),
      Q => \round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(5),
      Q => \round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(60),
      Q => \round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(61),
      Q => \round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(62),
      Q => \round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(63),
      Q => \round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(64),
      Q => \round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(65),
      Q => \round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(66),
      Q => \round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(67),
      Q => \round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(68),
      Q => \round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(69),
      Q => \round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(6),
      Q => \round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(70),
      Q => \round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(71),
      Q => \round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(72),
      Q => \round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(73),
      Q => \round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(74),
      Q => \round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(75),
      Q => \round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(76),
      Q => \round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(77),
      Q => \round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(78),
      Q => \round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(79),
      Q => \round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(7),
      Q => \round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(80),
      Q => \round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(81),
      Q => \round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(82),
      Q => \round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(83),
      Q => \round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(84),
      Q => \round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(85),
      Q => \round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(86),
      Q => \round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(87),
      Q => \round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(88),
      Q => \round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(89),
      Q => \round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(8),
      Q => \round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(90),
      Q => \round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(91),
      Q => \round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(92),
      Q => \round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(93),
      Q => \round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(94),
      Q => \round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(95),
      Q => \round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(96),
      Q => \round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(97),
      Q => \round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(98),
      Q => \round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(99),
      Q => \round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(9),
      Q => \round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1_n_0\
    );
\round_key_reg[3][0]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][0]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][100]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][100]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][101]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][101]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][102]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][102]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][103]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][103]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][104]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][104]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][104]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][105]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][105]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][105]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][106]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][106]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][106]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][107]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][107]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][107]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][108]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][108]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][108]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][109]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][109]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][109]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][10]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][10]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][110]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][110]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][110]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][111]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][111]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][111]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][112]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][112]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][112]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][113]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][113]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][113]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][114]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][114]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][114]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][115]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][115]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][115]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][116]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][116]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][116]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][117]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][117]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][117]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][118]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][118]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][118]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][119]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][119]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][119]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][11]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][11]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][11]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(120),
      Q => \round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2_n_0\
    );
\round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(121),
      Q => \round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2_n_0\
    );
\round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(122),
      Q => \round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2_n_0\
    );
\round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(123),
      Q => \round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2_n_0\
    );
\round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(124),
      Q => \round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2_n_0\
    );
\round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(125),
      Q => \round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2_n_0\
    );
\round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(126),
      Q => \round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2_n_0\
    );
\round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => enable,
      CLK => clk,
      D => key(127),
      Q => \round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2_n_0\
    );
\round_key_reg[3][12]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][12]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][13]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][13]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][13]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][14]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][14]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][14]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][15]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][15]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][15]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][16]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][16]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][16]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][17]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][17]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][17]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][18]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][18]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][18]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][19]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][19]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][19]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][1]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][1]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][1]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][20]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][20]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][20]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][21]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][21]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][21]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][22]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][22]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][22]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][23]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][23]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][23]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][24]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][24]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][24]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][25]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][25]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][25]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][26]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][26]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][26]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][27]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][27]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][27]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][28]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][28]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][28]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][29]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][29]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][29]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][2]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][2]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][2]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][30]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][30]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][30]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][31]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][31]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][31]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][32]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][32]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][33]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][33]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][33]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][34]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][34]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][34]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][35]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][35]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][35]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][36]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][36]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][37]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][37]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][37]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][38]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][38]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][38]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][39]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][39]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][39]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][3]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][3]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][40]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][40]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][40]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][41]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][41]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][41]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][42]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][42]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][42]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][43]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][43]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][44]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][44]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][45]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][45]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][46]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][46]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][47]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][47]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][47]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][48]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][48]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][48]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][49]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][49]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][49]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][4]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][4]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][50]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][50]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][51]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][51]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][51]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][52]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][52]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][52]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][53]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][53]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][53]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][54]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][54]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][54]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][55]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][55]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][55]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][56]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][56]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][56]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][57]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][57]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][57]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][58]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][58]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][58]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][59]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][59]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][59]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][5]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][5]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][5]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][60]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][60]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][60]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][61]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][61]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][61]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][62]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][62]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][62]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][63]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][63]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][63]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][64]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][64]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][64]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][65]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][65]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][65]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][66]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][66]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][66]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][67]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][67]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][67]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][68]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][68]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][68]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][69]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][69]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][69]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][6]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][6]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][6]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][70]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][70]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][70]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][71]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][71]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][71]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][72]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][72]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][72]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][73]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][73]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][73]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][74]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][74]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][74]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][75]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][75]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][75]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][76]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][76]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][76]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][77]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][77]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][77]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][78]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][78]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][78]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][79]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][79]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][79]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][7]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][7]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][7]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][80]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][80]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][81]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][81]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][81]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][82]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][82]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][82]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][83]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][83]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][83]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][84]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][84]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][84]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][85]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][85]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][85]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][86]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][86]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][86]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][87]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][87]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][87]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][88]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][88]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][89]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][89]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][8]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][8]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][8]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][90]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][90]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][90]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][91]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][91]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][91]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][92]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][92]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][92]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][93]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][93]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][93]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][94]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][94]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][94]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][95]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][95]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][96]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][96]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][96]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][97]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][97]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][97]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][98]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][98]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][98]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][99]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][99]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][99]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[3][9]_ks_inst_round_key_reg_c_2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1_n_0\,
      Q => \round_key_reg[3][9]_ks_inst_round_key_reg_c_2_n_0\,
      R => '0'
    );
\round_key_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__118_n_0\,
      Q => \round_key_reg[4]_0\(0)
    );
\round_key_reg[4][100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__18_n_0\,
      Q => \round_key_reg[4]_0\(100)
    );
\round_key_reg[4][101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__17_n_0\,
      Q => \round_key_reg[4]_0\(101)
    );
\round_key_reg[4][102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__16_n_0\,
      Q => \round_key_reg[4]_0\(102)
    );
\round_key_reg[4][103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__15_n_0\,
      Q => \round_key_reg[4]_0\(103)
    );
\round_key_reg[4][104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__14_n_0\,
      Q => \round_key_reg[4]_0\(104)
    );
\round_key_reg[4][105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__13_n_0\,
      Q => \round_key_reg[4]_0\(105)
    );
\round_key_reg[4][106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__12_n_0\,
      Q => \round_key_reg[4]_0\(106)
    );
\round_key_reg[4][107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__11_n_0\,
      Q => \round_key_reg[4]_0\(107)
    );
\round_key_reg[4][108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__10_n_0\,
      Q => \round_key_reg[4]_0\(108)
    );
\round_key_reg[4][109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__9_n_0\,
      Q => \round_key_reg[4]_0\(109)
    );
\round_key_reg[4][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__108_n_0\,
      Q => \round_key_reg[4]_0\(10)
    );
\round_key_reg[4][110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__8_n_0\,
      Q => \round_key_reg[4]_0\(110)
    );
\round_key_reg[4][111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__7_n_0\,
      Q => \round_key_reg[4]_0\(111)
    );
\round_key_reg[4][112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__6_n_0\,
      Q => \round_key_reg[4]_0\(112)
    );
\round_key_reg[4][113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__5_n_0\,
      Q => \round_key_reg[4]_0\(113)
    );
\round_key_reg[4][114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__4_n_0\,
      Q => \round_key_reg[4]_0\(114)
    );
\round_key_reg[4][115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__3_n_0\,
      Q => \round_key_reg[4]_0\(115)
    );
\round_key_reg[4][116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__2_n_0\,
      Q => \round_key_reg[4]_0\(116)
    );
\round_key_reg[4][117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__1_n_0\,
      Q => \round_key_reg[4]_0\(117)
    );
\round_key_reg[4][118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__0_n_0\,
      Q => \round_key_reg[4]_0\(118)
    );
\round_key_reg[4][119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => round_key_reg_gate_n_0,
      Q => \round_key_reg[4]_0\(119)
    );
\round_key_reg[4][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__107_n_0\,
      Q => \round_key_reg[4]_0\(11)
    );
\round_key_reg[4][120]_ks_inst_round_key_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[3][120]_srl4_ks_inst_round_key_reg_c_2_n_0\,
      Q => \round_key_reg[4][120]_ks_inst_round_key_reg_c_3_n_0\,
      R => '0'
    );
\round_key_reg[4][121]_ks_inst_round_key_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[3][121]_srl4_ks_inst_round_key_reg_c_2_n_0\,
      Q => \round_key_reg[4][121]_ks_inst_round_key_reg_c_3_n_0\,
      R => '0'
    );
\round_key_reg[4][122]_ks_inst_round_key_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[3][122]_srl4_ks_inst_round_key_reg_c_2_n_0\,
      Q => \round_key_reg[4][122]_ks_inst_round_key_reg_c_3_n_0\,
      R => '0'
    );
\round_key_reg[4][123]_ks_inst_round_key_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[3][123]_srl4_ks_inst_round_key_reg_c_2_n_0\,
      Q => \round_key_reg[4][123]_ks_inst_round_key_reg_c_3_n_0\,
      R => '0'
    );
\round_key_reg[4][124]_ks_inst_round_key_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[3][124]_srl4_ks_inst_round_key_reg_c_2_n_0\,
      Q => \round_key_reg[4][124]_ks_inst_round_key_reg_c_3_n_0\,
      R => '0'
    );
\round_key_reg[4][125]_ks_inst_round_key_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2_n_0\,
      Q => \round_key_reg[4][125]_ks_inst_round_key_reg_c_3_n_0\,
      R => '0'
    );
\round_key_reg[4][126]_ks_inst_round_key_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[3][126]_srl4_ks_inst_round_key_reg_c_2_n_0\,
      Q => \round_key_reg[4][126]_ks_inst_round_key_reg_c_3_n_0\,
      R => '0'
    );
\round_key_reg[4][127]_ks_inst_round_key_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable,
      D => \round_key_reg[3][127]_srl4_ks_inst_round_key_reg_c_2_n_0\,
      Q => \round_key_reg[4][127]_ks_inst_round_key_reg_c_3_n_0\,
      R => '0'
    );
\round_key_reg[4][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__106_n_0\,
      Q => \round_key_reg[4]_0\(12)
    );
\round_key_reg[4][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__105_n_0\,
      Q => \round_key_reg[4]_0\(13)
    );
\round_key_reg[4][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__104_n_0\,
      Q => \round_key_reg[4]_0\(14)
    );
\round_key_reg[4][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__103_n_0\,
      Q => \round_key_reg[4]_0\(15)
    );
\round_key_reg[4][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__102_n_0\,
      Q => \round_key_reg[4]_0\(16)
    );
\round_key_reg[4][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__101_n_0\,
      Q => \round_key_reg[4]_0\(17)
    );
\round_key_reg[4][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__100_n_0\,
      Q => \round_key_reg[4]_0\(18)
    );
\round_key_reg[4][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__99_n_0\,
      Q => \round_key_reg[4]_0\(19)
    );
\round_key_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__117_n_0\,
      Q => \round_key_reg[4]_0\(1)
    );
\round_key_reg[4][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__98_n_0\,
      Q => \round_key_reg[4]_0\(20)
    );
\round_key_reg[4][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__97_n_0\,
      Q => \round_key_reg[4]_0\(21)
    );
\round_key_reg[4][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__96_n_0\,
      Q => \round_key_reg[4]_0\(22)
    );
\round_key_reg[4][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__95_n_0\,
      Q => \round_key_reg[4]_0\(23)
    );
\round_key_reg[4][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__94_n_0\,
      Q => \round_key_reg[4]_0\(24)
    );
\round_key_reg[4][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__93_n_0\,
      Q => \round_key_reg[4]_0\(25)
    );
\round_key_reg[4][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__92_n_0\,
      Q => \round_key_reg[4]_0\(26)
    );
\round_key_reg[4][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__91_n_0\,
      Q => \round_key_reg[4]_0\(27)
    );
\round_key_reg[4][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__90_n_0\,
      Q => \round_key_reg[4]_0\(28)
    );
\round_key_reg[4][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__89_n_0\,
      Q => \round_key_reg[4]_0\(29)
    );
\round_key_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__116_n_0\,
      Q => \round_key_reg[4]_0\(2)
    );
\round_key_reg[4][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__88_n_0\,
      Q => \round_key_reg[4]_0\(30)
    );
\round_key_reg[4][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__87_n_0\,
      Q => \round_key_reg[4]_0\(31)
    );
\round_key_reg[4][32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__86_n_0\,
      Q => \round_key_reg[4]_0\(32)
    );
\round_key_reg[4][33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__85_n_0\,
      Q => \round_key_reg[4]_0\(33)
    );
\round_key_reg[4][34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__84_n_0\,
      Q => \round_key_reg[4]_0\(34)
    );
\round_key_reg[4][35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__83_n_0\,
      Q => \round_key_reg[4]_0\(35)
    );
\round_key_reg[4][36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__82_n_0\,
      Q => \round_key_reg[4]_0\(36)
    );
\round_key_reg[4][37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__81_n_0\,
      Q => \round_key_reg[4]_0\(37)
    );
\round_key_reg[4][38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__80_n_0\,
      Q => \round_key_reg[4]_0\(38)
    );
\round_key_reg[4][39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__79_n_0\,
      Q => \round_key_reg[4]_0\(39)
    );
\round_key_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__115_n_0\,
      Q => \round_key_reg[4]_0\(3)
    );
\round_key_reg[4][40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__78_n_0\,
      Q => \round_key_reg[4]_0\(40)
    );
\round_key_reg[4][41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__77_n_0\,
      Q => \round_key_reg[4]_0\(41)
    );
\round_key_reg[4][42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__76_n_0\,
      Q => \round_key_reg[4]_0\(42)
    );
\round_key_reg[4][43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__75_n_0\,
      Q => \round_key_reg[4]_0\(43)
    );
\round_key_reg[4][44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__74_n_0\,
      Q => \round_key_reg[4]_0\(44)
    );
\round_key_reg[4][45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__73_n_0\,
      Q => \round_key_reg[4]_0\(45)
    );
\round_key_reg[4][46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__72_n_0\,
      Q => \round_key_reg[4]_0\(46)
    );
\round_key_reg[4][47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__71_n_0\,
      Q => \round_key_reg[4]_0\(47)
    );
\round_key_reg[4][48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__70_n_0\,
      Q => \round_key_reg[4]_0\(48)
    );
\round_key_reg[4][49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__69_n_0\,
      Q => \round_key_reg[4]_0\(49)
    );
\round_key_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__114_n_0\,
      Q => \round_key_reg[4]_0\(4)
    );
\round_key_reg[4][50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__68_n_0\,
      Q => \round_key_reg[4]_0\(50)
    );
\round_key_reg[4][51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__67_n_0\,
      Q => \round_key_reg[4]_0\(51)
    );
\round_key_reg[4][52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__66_n_0\,
      Q => \round_key_reg[4]_0\(52)
    );
\round_key_reg[4][53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__65_n_0\,
      Q => \round_key_reg[4]_0\(53)
    );
\round_key_reg[4][54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__64_n_0\,
      Q => \round_key_reg[4]_0\(54)
    );
\round_key_reg[4][55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__63_n_0\,
      Q => \round_key_reg[4]_0\(55)
    );
\round_key_reg[4][56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__62_n_0\,
      Q => \round_key_reg[4]_0\(56)
    );
\round_key_reg[4][57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__61_n_0\,
      Q => \round_key_reg[4]_0\(57)
    );
\round_key_reg[4][58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__60_n_0\,
      Q => \round_key_reg[4]_0\(58)
    );
\round_key_reg[4][59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__59_n_0\,
      Q => \round_key_reg[4]_0\(59)
    );
\round_key_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__113_n_0\,
      Q => \round_key_reg[4]_0\(5)
    );
\round_key_reg[4][60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__58_n_0\,
      Q => \round_key_reg[4]_0\(60)
    );
\round_key_reg[4][61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__57_n_0\,
      Q => \round_key_reg[4]_0\(61)
    );
\round_key_reg[4][62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__56_n_0\,
      Q => \round_key_reg[4]_0\(62)
    );
\round_key_reg[4][63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__55_n_0\,
      Q => \round_key_reg[4]_0\(63)
    );
\round_key_reg[4][64]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__54_n_0\,
      Q => \round_key_reg[4]_0\(64)
    );
\round_key_reg[4][65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__53_n_0\,
      Q => \round_key_reg[4]_0\(65)
    );
\round_key_reg[4][66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__52_n_0\,
      Q => \round_key_reg[4]_0\(66)
    );
\round_key_reg[4][67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__51_n_0\,
      Q => \round_key_reg[4]_0\(67)
    );
\round_key_reg[4][68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__50_n_0\,
      Q => \round_key_reg[4]_0\(68)
    );
\round_key_reg[4][69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__49_n_0\,
      Q => \round_key_reg[4]_0\(69)
    );
\round_key_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__112_n_0\,
      Q => \round_key_reg[4]_0\(6)
    );
\round_key_reg[4][70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__48_n_0\,
      Q => \round_key_reg[4]_0\(70)
    );
\round_key_reg[4][71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__47_n_0\,
      Q => \round_key_reg[4]_0\(71)
    );
\round_key_reg[4][72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__46_n_0\,
      Q => \round_key_reg[4]_0\(72)
    );
\round_key_reg[4][73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__45_n_0\,
      Q => \round_key_reg[4]_0\(73)
    );
\round_key_reg[4][74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__44_n_0\,
      Q => \round_key_reg[4]_0\(74)
    );
\round_key_reg[4][75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__43_n_0\,
      Q => \round_key_reg[4]_0\(75)
    );
\round_key_reg[4][76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__42_n_0\,
      Q => \round_key_reg[4]_0\(76)
    );
\round_key_reg[4][77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__41_n_0\,
      Q => \round_key_reg[4]_0\(77)
    );
\round_key_reg[4][78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__40_n_0\,
      Q => \round_key_reg[4]_0\(78)
    );
\round_key_reg[4][79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__39_n_0\,
      Q => \round_key_reg[4]_0\(79)
    );
\round_key_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__111_n_0\,
      Q => \round_key_reg[4]_0\(7)
    );
\round_key_reg[4][80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__38_n_0\,
      Q => \round_key_reg[4]_0\(80)
    );
\round_key_reg[4][81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__37_n_0\,
      Q => \round_key_reg[4]_0\(81)
    );
\round_key_reg[4][82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__36_n_0\,
      Q => \round_key_reg[4]_0\(82)
    );
\round_key_reg[4][83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__35_n_0\,
      Q => \round_key_reg[4]_0\(83)
    );
\round_key_reg[4][84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__34_n_0\,
      Q => \round_key_reg[4]_0\(84)
    );
\round_key_reg[4][85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__33_n_0\,
      Q => \round_key_reg[4]_0\(85)
    );
\round_key_reg[4][86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__32_n_0\,
      Q => \round_key_reg[4]_0\(86)
    );
\round_key_reg[4][87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__31_n_0\,
      Q => \round_key_reg[4]_0\(87)
    );
\round_key_reg[4][88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__30_n_0\,
      Q => \round_key_reg[4]_0\(88)
    );
\round_key_reg[4][89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__29_n_0\,
      Q => \round_key_reg[4]_0\(89)
    );
\round_key_reg[4][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__110_n_0\,
      Q => \round_key_reg[4]_0\(8)
    );
\round_key_reg[4][90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__28_n_0\,
      Q => \round_key_reg[4]_0\(90)
    );
\round_key_reg[4][91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__27_n_0\,
      Q => \round_key_reg[4]_0\(91)
    );
\round_key_reg[4][92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__26_n_0\,
      Q => \round_key_reg[4]_0\(92)
    );
\round_key_reg[4][93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__25_n_0\,
      Q => \round_key_reg[4]_0\(93)
    );
\round_key_reg[4][94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__24_n_0\,
      Q => \round_key_reg[4]_0\(94)
    );
\round_key_reg[4][95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__23_n_0\,
      Q => \round_key_reg[4]_0\(95)
    );
\round_key_reg[4][96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__22_n_0\,
      Q => \round_key_reg[4]_0\(96)
    );
\round_key_reg[4][97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__21_n_0\,
      Q => \round_key_reg[4]_0\(97)
    );
\round_key_reg[4][98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__20_n_0\,
      Q => \round_key_reg[4]_0\(98)
    );
\round_key_reg[4][99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__19_n_0\,
      Q => \round_key_reg[4]_0\(99)
    );
\round_key_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__109_n_0\,
      Q => \round_key_reg[4]_0\(9)
    );
round_key_reg_c: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => '1',
      Q => round_key_reg_c_n_0
    );
round_key_reg_c_0: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => round_key_reg_c_n_0,
      Q => round_key_reg_c_0_n_0
    );
round_key_reg_c_1: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => round_key_reg_c_0_n_0,
      Q => round_key_reg_c_1_n_0
    );
round_key_reg_c_2: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => round_key_reg_c_1_n_0,
      Q => round_key_reg_c_2_n_0
    );
round_key_reg_c_3: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => round_key_reg_c_2_n_0,
      Q => round_key_reg_c_3_n_0
    );
round_key_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][119]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => round_key_reg_gate_n_0
    );
\round_key_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][118]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__0_n_0\
    );
\round_key_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][117]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__1_n_0\
    );
\round_key_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][108]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__10_n_0\
    );
\round_key_reg_gate__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][18]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__100_n_0\
    );
\round_key_reg_gate__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][17]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__101_n_0\
    );
\round_key_reg_gate__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][16]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__102_n_0\
    );
\round_key_reg_gate__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][15]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__103_n_0\
    );
\round_key_reg_gate__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][14]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__104_n_0\
    );
\round_key_reg_gate__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][13]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__105_n_0\
    );
\round_key_reg_gate__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][12]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__106_n_0\
    );
\round_key_reg_gate__107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][11]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__107_n_0\
    );
\round_key_reg_gate__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][10]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__108_n_0\
    );
\round_key_reg_gate__109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][9]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__109_n_0\
    );
\round_key_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][107]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__11_n_0\
    );
\round_key_reg_gate__110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][8]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__110_n_0\
    );
\round_key_reg_gate__111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][7]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__111_n_0\
    );
\round_key_reg_gate__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][6]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__112_n_0\
    );
\round_key_reg_gate__113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][5]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__113_n_0\
    );
\round_key_reg_gate__114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][4]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__114_n_0\
    );
\round_key_reg_gate__115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][3]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__115_n_0\
    );
\round_key_reg_gate__116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][2]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__116_n_0\
    );
\round_key_reg_gate__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][1]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__117_n_0\
    );
\round_key_reg_gate__118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][0]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__118_n_0\
    );
\round_key_reg_gate__119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[4][127]_ks_inst_round_key_reg_c_3_n_0\,
      I1 => round_key_reg_c_3_n_0,
      O => \round_key_reg_gate__119_n_0\
    );
\round_key_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][106]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__12_n_0\
    );
\round_key_reg_gate__120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[4][126]_ks_inst_round_key_reg_c_3_n_0\,
      I1 => round_key_reg_c_3_n_0,
      O => \round_key_reg_gate__120_n_0\
    );
\round_key_reg_gate__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[4][125]_ks_inst_round_key_reg_c_3_n_0\,
      I1 => round_key_reg_c_3_n_0,
      O => \round_key_reg_gate__121_n_0\
    );
\round_key_reg_gate__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[4][124]_ks_inst_round_key_reg_c_3_n_0\,
      I1 => round_key_reg_c_3_n_0,
      O => \round_key_reg_gate__122_n_0\
    );
\round_key_reg_gate__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[4][123]_ks_inst_round_key_reg_c_3_n_0\,
      I1 => round_key_reg_c_3_n_0,
      O => \round_key_reg_gate__123_n_0\
    );
\round_key_reg_gate__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[4][122]_ks_inst_round_key_reg_c_3_n_0\,
      I1 => round_key_reg_c_3_n_0,
      O => \round_key_reg_gate__124_n_0\
    );
\round_key_reg_gate__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[4][121]_ks_inst_round_key_reg_c_3_n_0\,
      I1 => round_key_reg_c_3_n_0,
      O => \round_key_reg_gate__125_n_0\
    );
\round_key_reg_gate__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[4][120]_ks_inst_round_key_reg_c_3_n_0\,
      I1 => round_key_reg_c_3_n_0,
      O => \round_key_reg_gate__126_n_0\
    );
\round_key_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][105]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__13_n_0\
    );
\round_key_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][104]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__14_n_0\
    );
\round_key_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][103]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__15_n_0\
    );
\round_key_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][102]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__16_n_0\
    );
\round_key_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][101]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__17_n_0\
    );
\round_key_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][100]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__18_n_0\
    );
\round_key_reg_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][99]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__19_n_0\
    );
\round_key_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][116]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__2_n_0\
    );
\round_key_reg_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][98]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__20_n_0\
    );
\round_key_reg_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][97]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__21_n_0\
    );
\round_key_reg_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][96]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__22_n_0\
    );
\round_key_reg_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][95]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__23_n_0\
    );
\round_key_reg_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][94]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__24_n_0\
    );
\round_key_reg_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][93]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__25_n_0\
    );
\round_key_reg_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][92]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__26_n_0\
    );
\round_key_reg_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][91]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__27_n_0\
    );
\round_key_reg_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][90]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__28_n_0\
    );
\round_key_reg_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][89]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__29_n_0\
    );
\round_key_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][115]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__3_n_0\
    );
\round_key_reg_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][88]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__30_n_0\
    );
\round_key_reg_gate__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][87]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__31_n_0\
    );
\round_key_reg_gate__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][86]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__32_n_0\
    );
\round_key_reg_gate__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][85]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__33_n_0\
    );
\round_key_reg_gate__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][84]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__34_n_0\
    );
\round_key_reg_gate__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][83]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__35_n_0\
    );
\round_key_reg_gate__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][82]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__36_n_0\
    );
\round_key_reg_gate__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][81]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__37_n_0\
    );
\round_key_reg_gate__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][80]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__38_n_0\
    );
\round_key_reg_gate__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][79]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__39_n_0\
    );
\round_key_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][114]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__4_n_0\
    );
\round_key_reg_gate__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][78]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__40_n_0\
    );
\round_key_reg_gate__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][77]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__41_n_0\
    );
\round_key_reg_gate__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][76]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__42_n_0\
    );
\round_key_reg_gate__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][75]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__43_n_0\
    );
\round_key_reg_gate__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][74]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__44_n_0\
    );
\round_key_reg_gate__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][73]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__45_n_0\
    );
\round_key_reg_gate__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][72]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__46_n_0\
    );
\round_key_reg_gate__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][71]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__47_n_0\
    );
\round_key_reg_gate__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][70]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__48_n_0\
    );
\round_key_reg_gate__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][69]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__49_n_0\
    );
\round_key_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][113]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__5_n_0\
    );
\round_key_reg_gate__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][68]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__50_n_0\
    );
\round_key_reg_gate__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][67]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__51_n_0\
    );
\round_key_reg_gate__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][66]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__52_n_0\
    );
\round_key_reg_gate__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][65]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__53_n_0\
    );
\round_key_reg_gate__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][64]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__54_n_0\
    );
\round_key_reg_gate__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][63]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__55_n_0\
    );
\round_key_reg_gate__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][62]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__56_n_0\
    );
\round_key_reg_gate__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][61]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__57_n_0\
    );
\round_key_reg_gate__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][60]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__58_n_0\
    );
\round_key_reg_gate__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][59]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__59_n_0\
    );
\round_key_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][112]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__6_n_0\
    );
\round_key_reg_gate__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][58]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__60_n_0\
    );
\round_key_reg_gate__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][57]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__61_n_0\
    );
\round_key_reg_gate__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][56]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__62_n_0\
    );
\round_key_reg_gate__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][55]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__63_n_0\
    );
\round_key_reg_gate__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][54]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__64_n_0\
    );
\round_key_reg_gate__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][53]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__65_n_0\
    );
\round_key_reg_gate__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][52]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__66_n_0\
    );
\round_key_reg_gate__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][51]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__67_n_0\
    );
\round_key_reg_gate__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][50]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__68_n_0\
    );
\round_key_reg_gate__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][49]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__69_n_0\
    );
\round_key_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][111]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__7_n_0\
    );
\round_key_reg_gate__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][48]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__70_n_0\
    );
\round_key_reg_gate__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][47]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__71_n_0\
    );
\round_key_reg_gate__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][46]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__72_n_0\
    );
\round_key_reg_gate__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][45]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__73_n_0\
    );
\round_key_reg_gate__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][44]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__74_n_0\
    );
\round_key_reg_gate__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][43]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__75_n_0\
    );
\round_key_reg_gate__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][42]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__76_n_0\
    );
\round_key_reg_gate__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][41]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__77_n_0\
    );
\round_key_reg_gate__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][40]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__78_n_0\
    );
\round_key_reg_gate__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][39]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__79_n_0\
    );
\round_key_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][110]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__8_n_0\
    );
\round_key_reg_gate__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][38]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__80_n_0\
    );
\round_key_reg_gate__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][37]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__81_n_0\
    );
\round_key_reg_gate__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][36]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__82_n_0\
    );
\round_key_reg_gate__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][35]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__83_n_0\
    );
\round_key_reg_gate__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][34]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__84_n_0\
    );
\round_key_reg_gate__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][33]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__85_n_0\
    );
\round_key_reg_gate__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][32]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__86_n_0\
    );
\round_key_reg_gate__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][31]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__87_n_0\
    );
\round_key_reg_gate__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][30]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__88_n_0\
    );
\round_key_reg_gate__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][29]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__89_n_0\
    );
\round_key_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][109]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__9_n_0\
    );
\round_key_reg_gate__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][28]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__90_n_0\
    );
\round_key_reg_gate__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][27]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__91_n_0\
    );
\round_key_reg_gate__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][26]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__92_n_0\
    );
\round_key_reg_gate__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][25]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__93_n_0\
    );
\round_key_reg_gate__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][24]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__94_n_0\
    );
\round_key_reg_gate__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][23]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__95_n_0\
    );
\round_key_reg_gate__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][22]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__96_n_0\
    );
\round_key_reg_gate__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][21]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__97_n_0\
    );
\round_key_reg_gate__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][20]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__98_n_0\
    );
\round_key_reg_gate__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \round_key_reg[3][19]_ks_inst_round_key_reg_c_2_n_0\,
      I1 => round_key_reg_c_2_n_0,
      O => \round_key_reg_gate__99_n_0\
    );
\state_out0_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(8),
      I1 => key_schedule_state(10),
      O => \round_state[0]\(8)
    );
\state_out0_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(7),
      I1 => key_schedule_state(9),
      O => \round_state[0]\(7)
    );
\state_out0_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(6),
      I1 => key_schedule_state(8),
      O => \round_state[0]\(6)
    );
\state_out0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(5),
      I1 => key_schedule_state(7),
      O => \round_state[0]\(5)
    );
\state_out0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(8),
      I1 => key_schedule_state(10),
      O => \plaintext[10]\(3)
    );
\state_out0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(9),
      I1 => plaintext(7),
      O => \plaintext[10]\(2)
    );
\state_out0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(8),
      I1 => plaintext(6),
      O => \plaintext[10]\(1)
    );
\state_out0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(5),
      I1 => key_schedule_state(7),
      O => \plaintext[10]\(0)
    );
\state_out0_carry__10_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(48),
      I1 => key_schedule_state(50),
      O => \round_state[0]\(48)
    );
\state_out0_carry__10_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(47),
      I1 => key_schedule_state(49),
      O => \round_state[0]\(47)
    );
\state_out0_carry__10_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(46),
      I1 => key_schedule_state(48),
      O => \round_state[0]\(46)
    );
\state_out0_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(45),
      I1 => key_schedule_state(47),
      O => \round_state[0]\(45)
    );
\state_out0_carry__10_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(48),
      I1 => key_schedule_state(50),
      O => \plaintext[50]\(3)
    );
\state_out0_carry__10_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(47),
      I1 => key_schedule_state(49),
      O => \plaintext[50]\(2)
    );
\state_out0_carry__10_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(48),
      I1 => plaintext(46),
      O => \plaintext[50]\(1)
    );
\state_out0_carry__10_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(47),
      I1 => plaintext(45),
      O => \plaintext[50]\(0)
    );
\state_out0_carry__11_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(52),
      I1 => key_schedule_state(54),
      O => \round_state[0]\(52)
    );
\state_out0_carry__11_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(51),
      I1 => key_schedule_state(53),
      O => \round_state[0]\(51)
    );
\state_out0_carry__11_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(50),
      I1 => key_schedule_state(52),
      O => \round_state[0]\(50)
    );
\state_out0_carry__11_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(49),
      I1 => key_schedule_state(51),
      O => \round_state[0]\(49)
    );
\state_out0_carry__11_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(52),
      I1 => key_schedule_state(54),
      O => \plaintext[54]\(3)
    );
\state_out0_carry__11_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(51),
      I1 => key_schedule_state(53),
      O => \plaintext[54]\(2)
    );
\state_out0_carry__11_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(52),
      I1 => plaintext(50),
      O => \plaintext[54]\(1)
    );
\state_out0_carry__11_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(51),
      I1 => plaintext(49),
      O => \plaintext[54]\(0)
    );
\state_out0_carry__12_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(56),
      I1 => key_schedule_state(58),
      O => \round_state[0]\(56)
    );
\state_out0_carry__12_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(55),
      I1 => key_schedule_state(57),
      O => \round_state[0]\(55)
    );
\state_out0_carry__12_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(54),
      I1 => key_schedule_state(56),
      O => \round_state[0]\(54)
    );
\state_out0_carry__12_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(53),
      I1 => key_schedule_state(55),
      O => \round_state[0]\(53)
    );
\state_out0_carry__12_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(56),
      I1 => key_schedule_state(58),
      O => \plaintext[58]\(3)
    );
\state_out0_carry__12_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(57),
      I1 => plaintext(55),
      O => \plaintext[58]\(2)
    );
\state_out0_carry__12_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(56),
      I1 => plaintext(54),
      O => \plaintext[58]\(1)
    );
\state_out0_carry__12_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(53),
      I1 => key_schedule_state(55),
      O => \plaintext[58]\(0)
    );
\state_out0_carry__13_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(60),
      I1 => key_schedule_state(62),
      O => \round_state[0]\(60)
    );
\state_out0_carry__13_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(59),
      I1 => key_schedule_state(61),
      O => \round_state[0]\(59)
    );
\state_out0_carry__13_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(58),
      I1 => key_schedule_state(60),
      O => \round_state[0]\(58)
    );
\state_out0_carry__13_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(57),
      I1 => key_schedule_state(59),
      O => \round_state[0]\(57)
    );
\state_out0_carry__13_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(60),
      I1 => key_schedule_state(62),
      O => \plaintext[62]\(3)
    );
\state_out0_carry__13_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(59),
      I1 => key_schedule_state(61),
      O => \plaintext[62]\(2)
    );
\state_out0_carry__13_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(60),
      I1 => plaintext(58),
      O => \plaintext[62]\(1)
    );
\state_out0_carry__13_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(57),
      I1 => key_schedule_state(59),
      O => \plaintext[62]\(0)
    );
\state_out0_carry__14_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(61),
      I1 => key_schedule_state(63),
      O => \round_state[0]\(61)
    );
\state_out0_carry__14_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(64),
      I1 => key_schedule_state(66),
      O => \round_state[0]\(64)
    );
\state_out0_carry__14_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(63),
      I1 => key_schedule_state(65),
      O => \round_state[0]\(63)
    );
\state_out0_carry__14_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(62),
      I1 => key_schedule_state(64),
      O => \round_state[0]\(62)
    );
\state_out0_carry__14_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(61),
      I1 => key_schedule_state(63),
      O => \plaintext[63]\(0)
    );
\state_out0_carry__15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(68),
      I1 => key_schedule_state(70),
      O => \round_state[0]\(68)
    );
\state_out0_carry__15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(67),
      I1 => key_schedule_state(69),
      O => \round_state[0]\(67)
    );
\state_out0_carry__15_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(66),
      I1 => key_schedule_state(68),
      O => \round_state[0]\(66)
    );
\state_out0_carry__15_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(65),
      I1 => key_schedule_state(67),
      O => \round_state[0]\(65)
    );
\state_out0_carry__16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(72),
      I1 => key_schedule_state(74),
      O => \round_state[0]\(72)
    );
\state_out0_carry__16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(71),
      I1 => key_schedule_state(73),
      O => \round_state[0]\(71)
    );
\state_out0_carry__16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(70),
      I1 => key_schedule_state(72),
      O => \round_state[0]\(70)
    );
\state_out0_carry__16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(69),
      I1 => key_schedule_state(71),
      O => \round_state[0]\(69)
    );
\state_out0_carry__17_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(76),
      I1 => key_schedule_state(78),
      O => \round_state[0]\(76)
    );
\state_out0_carry__17_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(75),
      I1 => key_schedule_state(77),
      O => \round_state[0]\(75)
    );
\state_out0_carry__17_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(74),
      I1 => key_schedule_state(76),
      O => \round_state[0]\(74)
    );
\state_out0_carry__17_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(73),
      I1 => key_schedule_state(75),
      O => \round_state[0]\(73)
    );
\state_out0_carry__18_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(80),
      I1 => key_schedule_state(82),
      O => \round_state[0]\(80)
    );
\state_out0_carry__18_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(79),
      I1 => key_schedule_state(81),
      O => \round_state[0]\(79)
    );
\state_out0_carry__18_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(78),
      I1 => key_schedule_state(80),
      O => \round_state[0]\(78)
    );
\state_out0_carry__18_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(77),
      I1 => key_schedule_state(79),
      O => \round_state[0]\(77)
    );
\state_out0_carry__19_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(84),
      I1 => key_schedule_state(86),
      O => \round_state[0]\(84)
    );
\state_out0_carry__19_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(83),
      I1 => key_schedule_state(85),
      O => \round_state[0]\(83)
    );
\state_out0_carry__19_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(82),
      I1 => key_schedule_state(84),
      O => \round_state[0]\(82)
    );
\state_out0_carry__19_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(81),
      I1 => key_schedule_state(83),
      O => \round_state[0]\(81)
    );
\state_out0_carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(12),
      I1 => key_schedule_state(14),
      O => \round_state[0]\(12)
    );
\state_out0_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(11),
      I1 => key_schedule_state(13),
      O => \round_state[0]\(11)
    );
\state_out0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(10),
      I1 => key_schedule_state(12),
      O => \round_state[0]\(10)
    );
\state_out0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(9),
      I1 => key_schedule_state(11),
      O => \round_state[0]\(9)
    );
\state_out0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(14),
      I1 => plaintext(12),
      O => \temp_reg[14]_0\(3)
    );
\state_out0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(13),
      I1 => plaintext(11),
      O => \temp_reg[14]_0\(2)
    );
\state_out0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(12),
      I1 => plaintext(10),
      O => \temp_reg[14]_0\(1)
    );
\state_out0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(9),
      I1 => key_schedule_state(11),
      O => \temp_reg[14]_0\(0)
    );
\state_out0_carry__20_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(88),
      I1 => key_schedule_state(90),
      O => \round_state[0]\(88)
    );
\state_out0_carry__20_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(87),
      I1 => key_schedule_state(89),
      O => \round_state[0]\(87)
    );
\state_out0_carry__20_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(86),
      I1 => key_schedule_state(88),
      O => \round_state[0]\(86)
    );
\state_out0_carry__20_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(85),
      I1 => key_schedule_state(87),
      O => \round_state[0]\(85)
    );
\state_out0_carry__21_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(92),
      I1 => key_schedule_state(94),
      O => \round_state[0]\(92)
    );
\state_out0_carry__21_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(91),
      I1 => key_schedule_state(93),
      O => \round_state[0]\(91)
    );
\state_out0_carry__21_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(90),
      I1 => key_schedule_state(92),
      O => \round_state[0]\(90)
    );
\state_out0_carry__21_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(89),
      I1 => key_schedule_state(91),
      O => \round_state[0]\(89)
    );
\state_out0_carry__22_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(96),
      I1 => key_schedule_state(98),
      O => \round_state[0]\(96)
    );
\state_out0_carry__22_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(95),
      I1 => key_schedule_state(97),
      O => \round_state[0]\(95)
    );
\state_out0_carry__22_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(94),
      I1 => key_schedule_state(96),
      O => \round_state[0]\(94)
    );
\state_out0_carry__22_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(93),
      I1 => key_schedule_state(95),
      O => \round_state[0]\(93)
    );
\state_out0_carry__23_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(100),
      I1 => key_schedule_state(102),
      O => \round_state[0]\(100)
    );
\state_out0_carry__23_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(99),
      I1 => key_schedule_state(101),
      O => \round_state[0]\(99)
    );
\state_out0_carry__23_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(98),
      I1 => key_schedule_state(100),
      O => \round_state[0]\(98)
    );
\state_out0_carry__23_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(97),
      I1 => key_schedule_state(99),
      O => \round_state[0]\(97)
    );
\state_out0_carry__24_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(104),
      I1 => key_schedule_state(106),
      O => \round_state[0]\(104)
    );
\state_out0_carry__24_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(103),
      I1 => key_schedule_state(105),
      O => \round_state[0]\(103)
    );
\state_out0_carry__24_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(102),
      I1 => key_schedule_state(104),
      O => \round_state[0]\(102)
    );
\state_out0_carry__24_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(101),
      I1 => key_schedule_state(103),
      O => \round_state[0]\(101)
    );
\state_out0_carry__25_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(108),
      I1 => key_schedule_state(110),
      O => \round_state[0]\(108)
    );
\state_out0_carry__25_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(107),
      I1 => key_schedule_state(109),
      O => \round_state[0]\(107)
    );
\state_out0_carry__25_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(106),
      I1 => key_schedule_state(108),
      O => \round_state[0]\(106)
    );
\state_out0_carry__25_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(105),
      I1 => key_schedule_state(107),
      O => \round_state[0]\(105)
    );
\state_out0_carry__26_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(112),
      I1 => key_schedule_state(114),
      O => \round_state[0]\(112)
    );
\state_out0_carry__26_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(111),
      I1 => key_schedule_state(113),
      O => \round_state[0]\(111)
    );
\state_out0_carry__26_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(110),
      I1 => key_schedule_state(112),
      O => \round_state[0]\(110)
    );
\state_out0_carry__26_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(109),
      I1 => key_schedule_state(111),
      O => \round_state[0]\(109)
    );
\state_out0_carry__27_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(116),
      I1 => key_schedule_state(118),
      O => \round_state[0]\(116)
    );
\state_out0_carry__27_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(115),
      I1 => key_schedule_state(117),
      O => \round_state[0]\(115)
    );
\state_out0_carry__27_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(114),
      I1 => key_schedule_state(116),
      O => \round_state[0]\(114)
    );
\state_out0_carry__27_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(113),
      I1 => key_schedule_state(115),
      O => \round_state[0]\(113)
    );
\state_out0_carry__28_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(120),
      I1 => key_schedule_state(122),
      O => \round_state[0]\(120)
    );
\state_out0_carry__28_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(119),
      I1 => key_schedule_state(121),
      O => \round_state[0]\(119)
    );
\state_out0_carry__28_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(118),
      I1 => key_schedule_state(120),
      O => \round_state[0]\(118)
    );
\state_out0_carry__28_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(117),
      I1 => key_schedule_state(119),
      O => \round_state[0]\(117)
    );
\state_out0_carry__29_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(124),
      I1 => key_schedule_state(126),
      O => \round_state[0]\(124)
    );
\state_out0_carry__29_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(123),
      I1 => key_schedule_state(125),
      O => \round_state[0]\(123)
    );
\state_out0_carry__29_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(122),
      I1 => key_schedule_state(124),
      O => \round_state[0]\(122)
    );
\state_out0_carry__29_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(121),
      I1 => key_schedule_state(123),
      O => \round_state[0]\(121)
    );
\state_out0_carry__2_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(16),
      I1 => key_schedule_state(18),
      O => \round_state[0]\(16)
    );
\state_out0_carry__2_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(15),
      I1 => key_schedule_state(17),
      O => \round_state[0]\(15)
    );
\state_out0_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(14),
      I1 => key_schedule_state(16),
      O => \round_state[0]\(14)
    );
\state_out0_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(13),
      I1 => key_schedule_state(15),
      O => \round_state[0]\(13)
    );
\state_out0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(16),
      I1 => key_schedule_state(18),
      O => \plaintext[18]\(3)
    );
\state_out0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(15),
      I1 => key_schedule_state(17),
      O => \plaintext[18]\(2)
    );
\state_out0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(14),
      I1 => key_schedule_state(16),
      O => \plaintext[18]\(1)
    );
\state_out0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(13),
      I1 => key_schedule_state(15),
      O => \plaintext[18]\(0)
    );
\state_out0_carry__30_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(125),
      I1 => key_schedule_state(127),
      O => \round_state[0]\(125)
    );
\state_out0_carry__3_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(20),
      I1 => key_schedule_state(22),
      O => \round_state[0]\(20)
    );
\state_out0_carry__3_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(19),
      I1 => key_schedule_state(21),
      O => \round_state[0]\(19)
    );
\state_out0_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(18),
      I1 => key_schedule_state(20),
      O => \round_state[0]\(18)
    );
\state_out0_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(17),
      I1 => key_schedule_state(19),
      O => \round_state[0]\(17)
    );
\state_out0_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(22),
      I1 => plaintext(20),
      O => \temp_reg[22]_0\(3)
    );
\state_out0_carry__3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(21),
      I1 => plaintext(19),
      O => \temp_reg[22]_0\(2)
    );
\state_out0_carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(20),
      I1 => plaintext(18),
      O => \temp_reg[22]_0\(1)
    );
\state_out0_carry__3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(17),
      I1 => key_schedule_state(19),
      O => \temp_reg[22]_0\(0)
    );
\state_out0_carry__4_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(24),
      I1 => key_schedule_state(26),
      O => \round_state[0]\(24)
    );
\state_out0_carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(23),
      I1 => key_schedule_state(25),
      O => \round_state[0]\(23)
    );
\state_out0_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(22),
      I1 => key_schedule_state(24),
      O => \round_state[0]\(22)
    );
\state_out0_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(21),
      I1 => key_schedule_state(23),
      O => \round_state[0]\(21)
    );
\state_out0_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(24),
      I1 => key_schedule_state(26),
      O => \plaintext[26]\(3)
    );
\state_out0_carry__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(25),
      I1 => plaintext(23),
      O => \plaintext[26]\(2)
    );
\state_out0_carry__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(24),
      I1 => plaintext(22),
      O => \plaintext[26]\(1)
    );
\state_out0_carry__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(21),
      I1 => key_schedule_state(23),
      O => \plaintext[26]\(0)
    );
\state_out0_carry__5_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(28),
      I1 => key_schedule_state(30),
      O => \round_state[0]\(28)
    );
\state_out0_carry__5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(27),
      I1 => key_schedule_state(29),
      O => \round_state[0]\(27)
    );
\state_out0_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(26),
      I1 => key_schedule_state(28),
      O => \round_state[0]\(26)
    );
\state_out0_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(25),
      I1 => key_schedule_state(27),
      O => \round_state[0]\(25)
    );
\state_out0_carry__5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(28),
      I1 => key_schedule_state(30),
      O => \plaintext[30]\(3)
    );
\state_out0_carry__5_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(27),
      I1 => key_schedule_state(29),
      O => \plaintext[30]\(2)
    );
\state_out0_carry__5_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(26),
      I1 => key_schedule_state(28),
      O => \plaintext[30]\(1)
    );
\state_out0_carry__5_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(25),
      I1 => key_schedule_state(27),
      O => \plaintext[30]\(0)
    );
\state_out0_carry__6_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(32),
      I1 => key_schedule_state(34),
      O => \round_state[0]\(32)
    );
\state_out0_carry__6_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(31),
      I1 => key_schedule_state(33),
      O => \round_state[0]\(31)
    );
\state_out0_carry__6_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(30),
      I1 => key_schedule_state(32),
      O => \round_state[0]\(30)
    );
\state_out0_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(29),
      I1 => key_schedule_state(31),
      O => \round_state[0]\(29)
    );
\state_out0_carry__6_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(34),
      I1 => plaintext(32),
      O => \temp_reg[34]_0\(3)
    );
\state_out0_carry__6_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(33),
      I1 => plaintext(31),
      O => \temp_reg[34]_0\(2)
    );
\state_out0_carry__6_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(30),
      I1 => key_schedule_state(32),
      O => \temp_reg[34]_0\(1)
    );
\state_out0_carry__6_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(29),
      I1 => key_schedule_state(31),
      O => \temp_reg[34]_0\(0)
    );
\state_out0_carry__7_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(36),
      I1 => key_schedule_state(38),
      O => \round_state[0]\(36)
    );
\state_out0_carry__7_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(35),
      I1 => key_schedule_state(37),
      O => \round_state[0]\(35)
    );
\state_out0_carry__7_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(34),
      I1 => key_schedule_state(36),
      O => \round_state[0]\(34)
    );
\state_out0_carry__7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(33),
      I1 => key_schedule_state(35),
      O => \round_state[0]\(33)
    );
\state_out0_carry__7_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(36),
      I1 => key_schedule_state(38),
      O => \plaintext[38]\(3)
    );
\state_out0_carry__7_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(37),
      I1 => plaintext(35),
      O => \plaintext[38]\(2)
    );
\state_out0_carry__7_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(34),
      I1 => key_schedule_state(36),
      O => \plaintext[38]\(1)
    );
\state_out0_carry__7_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(35),
      I1 => plaintext(33),
      O => \plaintext[38]\(0)
    );
\state_out0_carry__8_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(40),
      I1 => key_schedule_state(42),
      O => \round_state[0]\(40)
    );
\state_out0_carry__8_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(39),
      I1 => key_schedule_state(41),
      O => \round_state[0]\(39)
    );
\state_out0_carry__8_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(38),
      I1 => key_schedule_state(40),
      O => \round_state[0]\(38)
    );
\state_out0_carry__8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(37),
      I1 => key_schedule_state(39),
      O => \round_state[0]\(37)
    );
\state_out0_carry__8_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(40),
      I1 => key_schedule_state(42),
      O => \plaintext[42]\(3)
    );
\state_out0_carry__8_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(41),
      I1 => plaintext(39),
      O => \plaintext[42]\(2)
    );
\state_out0_carry__8_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(38),
      I1 => key_schedule_state(40),
      O => \plaintext[42]\(1)
    );
\state_out0_carry__8_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(37),
      I1 => key_schedule_state(39),
      O => \plaintext[42]\(0)
    );
\state_out0_carry__9_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(44),
      I1 => key_schedule_state(46),
      O => \round_state[0]\(44)
    );
\state_out0_carry__9_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(43),
      I1 => key_schedule_state(45),
      O => \round_state[0]\(43)
    );
\state_out0_carry__9_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(42),
      I1 => key_schedule_state(44),
      O => \round_state[0]\(42)
    );
\state_out0_carry__9_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(41),
      I1 => key_schedule_state(43),
      O => \round_state[0]\(41)
    );
\state_out0_carry__9_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(44),
      I1 => key_schedule_state(46),
      O => \plaintext[46]\(3)
    );
\state_out0_carry__9_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(43),
      I1 => key_schedule_state(45),
      O => \plaintext[46]\(2)
    );
\state_out0_carry__9_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(42),
      I1 => key_schedule_state(44),
      O => \plaintext[46]\(1)
    );
\state_out0_carry__9_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(43),
      I1 => plaintext(41),
      O => \plaintext[46]\(0)
    );
\state_out0_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(0),
      I1 => \^state_out\(2),
      O => \round_state[0]\(0)
    );
\state_out0_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(4),
      I1 => key_schedule_state(6),
      O => \round_state[0]\(4)
    );
\state_out0_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(3),
      I1 => key_schedule_state(5),
      O => \round_state[0]\(3)
    );
\state_out0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(2),
      I1 => key_schedule_state(4),
      O => \round_state[0]\(2)
    );
state_out0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(1),
      I1 => key_schedule_state(3),
      O => \round_state[0]\(1)
    );
state_out0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => key_schedule_state(6),
      I1 => plaintext(4),
      O => S(3)
    );
state_out0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(3),
      I1 => key_schedule_state(5),
      O => S(2)
    );
state_out0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(2),
      I1 => key_schedule_state(4),
      O => S(1)
    );
state_out0_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => plaintext(1),
      I1 => key_schedule_state(3),
      O => S(0)
    );
\temp[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(8),
      I1 => \round_key_reg[4]_0\(0),
      O => temp0(0)
    );
\temp[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(108),
      I1 => \round_key_reg[4]_0\(100),
      O => temp0(100)
    );
\temp[101]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(109),
      I1 => \round_key_reg[4]_0\(101),
      O => temp0(101)
    );
\temp[102]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(110),
      I1 => \round_key_reg[4]_0\(102),
      O => temp0(102)
    );
\temp[103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(111),
      I1 => \round_key_reg[4]_0\(103),
      O => temp0(103)
    );
\temp[104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(112),
      I1 => \round_key_reg[4]_0\(104),
      O => temp0(104)
    );
\temp[105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(113),
      I1 => \round_key_reg[4]_0\(105),
      O => temp0(105)
    );
\temp[106]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(114),
      I1 => \round_key_reg[4]_0\(106),
      O => temp0(106)
    );
\temp[107]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(115),
      I1 => \round_key_reg[4]_0\(107),
      O => temp0(107)
    );
\temp[108]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(116),
      I1 => \round_key_reg[4]_0\(108),
      O => temp0(108)
    );
\temp[109]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(117),
      I1 => \round_key_reg[4]_0\(109),
      O => temp0(109)
    );
\temp[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(18),
      I1 => \round_key_reg[4]_0\(10),
      O => temp0(10)
    );
\temp[110]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(118),
      I1 => \round_key_reg[4]_0\(110),
      O => temp0(110)
    );
\temp[111]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(119),
      I1 => \round_key_reg[4]_0\(111),
      O => temp0(111)
    );
\temp[112]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(120),
      I1 => \round_key_reg[4]_0\(112),
      O => temp0(112)
    );
\temp[113]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(121),
      I1 => \round_key_reg[4]_0\(113),
      O => temp0(113)
    );
\temp[114]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(122),
      I1 => \round_key_reg[4]_0\(114),
      O => temp0(114)
    );
\temp[115]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(123),
      I1 => \round_key_reg[4]_0\(115),
      O => temp0(115)
    );
\temp[116]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(124),
      I1 => \round_key_reg[4]_0\(116),
      O => temp0(116)
    );
\temp[117]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(125),
      I1 => \round_key_reg[4]_0\(117),
      O => temp0(117)
    );
\temp[118]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(126),
      I1 => \round_key_reg[4]_0\(118),
      O => temp0(118)
    );
\temp[119]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(127),
      I1 => \round_key_reg[4]_0\(119),
      O => temp0(119)
    );
\temp[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(19),
      I1 => \round_key_reg[4]_0\(11),
      O => temp0(11)
    );
\temp[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(20),
      I1 => \round_key_reg[4]_0\(12),
      O => temp0(12)
    );
\temp[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(21),
      I1 => \round_key_reg[4]_0\(13),
      O => temp0(13)
    );
\temp[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(22),
      I1 => \round_key_reg[4]_0\(14),
      O => temp0(14)
    );
\temp[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(23),
      I1 => \round_key_reg[4]_0\(15),
      O => temp0(15)
    );
\temp[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(24),
      I1 => \round_key_reg[4]_0\(16),
      O => temp0(16)
    );
\temp[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(25),
      I1 => \round_key_reg[4]_0\(17),
      O => temp0(17)
    );
\temp[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(26),
      I1 => \round_key_reg[4]_0\(18),
      O => temp0(18)
    );
\temp[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(27),
      I1 => \round_key_reg[4]_0\(19),
      O => temp0(19)
    );
\temp[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(9),
      I1 => \round_key_reg[4]_0\(1),
      O => temp0(1)
    );
\temp[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(28),
      I1 => \round_key_reg[4]_0\(20),
      O => temp0(20)
    );
\temp[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(29),
      I1 => \round_key_reg[4]_0\(21),
      O => temp0(21)
    );
\temp[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(30),
      I1 => \round_key_reg[4]_0\(22),
      O => temp0(22)
    );
\temp[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(31),
      I1 => \round_key_reg[4]_0\(23),
      O => temp0(23)
    );
\temp[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(32),
      I1 => \round_key_reg[4]_0\(24),
      O => temp0(24)
    );
\temp[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(33),
      I1 => \round_key_reg[4]_0\(25),
      O => temp0(25)
    );
\temp[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(34),
      I1 => \round_key_reg[4]_0\(26),
      O => temp0(26)
    );
\temp[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(35),
      I1 => \round_key_reg[4]_0\(27),
      O => temp0(27)
    );
\temp[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(36),
      I1 => \round_key_reg[4]_0\(28),
      O => temp0(28)
    );
\temp[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(37),
      I1 => \round_key_reg[4]_0\(29),
      O => temp0(29)
    );
\temp[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(10),
      I1 => \round_key_reg[4]_0\(2),
      O => temp0(2)
    );
\temp[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(38),
      I1 => \round_key_reg[4]_0\(30),
      O => temp0(30)
    );
\temp[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(39),
      I1 => \round_key_reg[4]_0\(31),
      O => temp0(31)
    );
\temp[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(40),
      I1 => \round_key_reg[4]_0\(32),
      O => temp0(32)
    );
\temp[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(41),
      I1 => \round_key_reg[4]_0\(33),
      O => temp0(33)
    );
\temp[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(42),
      I1 => \round_key_reg[4]_0\(34),
      O => temp0(34)
    );
\temp[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(43),
      I1 => \round_key_reg[4]_0\(35),
      O => temp0(35)
    );
\temp[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(44),
      I1 => \round_key_reg[4]_0\(36),
      O => temp0(36)
    );
\temp[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(45),
      I1 => \round_key_reg[4]_0\(37),
      O => temp0(37)
    );
\temp[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(46),
      I1 => \round_key_reg[4]_0\(38),
      O => temp0(38)
    );
\temp[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(47),
      I1 => \round_key_reg[4]_0\(39),
      O => temp0(39)
    );
\temp[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(11),
      I1 => \round_key_reg[4]_0\(3),
      O => temp0(3)
    );
\temp[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(48),
      I1 => \round_key_reg[4]_0\(40),
      O => temp0(40)
    );
\temp[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(49),
      I1 => \round_key_reg[4]_0\(41),
      O => temp0(41)
    );
\temp[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(50),
      I1 => \round_key_reg[4]_0\(42),
      O => temp0(42)
    );
\temp[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(51),
      I1 => \round_key_reg[4]_0\(43),
      O => temp0(43)
    );
\temp[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(52),
      I1 => \round_key_reg[4]_0\(44),
      O => temp0(44)
    );
\temp[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(53),
      I1 => \round_key_reg[4]_0\(45),
      O => temp0(45)
    );
\temp[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(54),
      I1 => \round_key_reg[4]_0\(46),
      O => temp0(46)
    );
\temp[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(55),
      I1 => \round_key_reg[4]_0\(47),
      O => temp0(47)
    );
\temp[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(56),
      I1 => \round_key_reg[4]_0\(48),
      O => temp0(48)
    );
\temp[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(57),
      I1 => \round_key_reg[4]_0\(49),
      O => temp0(49)
    );
\temp[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(12),
      I1 => \round_key_reg[4]_0\(4),
      O => temp0(4)
    );
\temp[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(58),
      I1 => \round_key_reg[4]_0\(50),
      O => temp0(50)
    );
\temp[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(59),
      I1 => \round_key_reg[4]_0\(51),
      O => temp0(51)
    );
\temp[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(60),
      I1 => \round_key_reg[4]_0\(52),
      O => temp0(52)
    );
\temp[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(61),
      I1 => \round_key_reg[4]_0\(53),
      O => temp0(53)
    );
\temp[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(62),
      I1 => \round_key_reg[4]_0\(54),
      O => temp0(54)
    );
\temp[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(63),
      I1 => \round_key_reg[4]_0\(55),
      O => temp0(55)
    );
\temp[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(64),
      I1 => \round_key_reg[4]_0\(56),
      O => temp0(56)
    );
\temp[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(65),
      I1 => \round_key_reg[4]_0\(57),
      O => temp0(57)
    );
\temp[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(66),
      I1 => \round_key_reg[4]_0\(58),
      O => temp0(58)
    );
\temp[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(67),
      I1 => \round_key_reg[4]_0\(59),
      O => temp0(59)
    );
\temp[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(13),
      I1 => \round_key_reg[4]_0\(5),
      O => temp0(5)
    );
\temp[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(68),
      I1 => \round_key_reg[4]_0\(60),
      O => temp0(60)
    );
\temp[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(69),
      I1 => \round_key_reg[4]_0\(61),
      O => temp0(61)
    );
\temp[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(70),
      I1 => \round_key_reg[4]_0\(62),
      O => temp0(62)
    );
\temp[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(71),
      I1 => \round_key_reg[4]_0\(63),
      O => temp0(63)
    );
\temp[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(72),
      I1 => \round_key_reg[4]_0\(64),
      O => temp0(64)
    );
\temp[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(73),
      I1 => \round_key_reg[4]_0\(65),
      O => temp0(65)
    );
\temp[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(74),
      I1 => \round_key_reg[4]_0\(66),
      O => temp0(66)
    );
\temp[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(75),
      I1 => \round_key_reg[4]_0\(67),
      O => temp0(67)
    );
\temp[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(76),
      I1 => \round_key_reg[4]_0\(68),
      O => temp0(68)
    );
\temp[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(77),
      I1 => \round_key_reg[4]_0\(69),
      O => temp0(69)
    );
\temp[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(14),
      I1 => \round_key_reg[4]_0\(6),
      O => temp0(6)
    );
\temp[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(78),
      I1 => \round_key_reg[4]_0\(70),
      O => temp0(70)
    );
\temp[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(79),
      I1 => \round_key_reg[4]_0\(71),
      O => temp0(71)
    );
\temp[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(80),
      I1 => \round_key_reg[4]_0\(72),
      O => temp0(72)
    );
\temp[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(81),
      I1 => \round_key_reg[4]_0\(73),
      O => temp0(73)
    );
\temp[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(82),
      I1 => \round_key_reg[4]_0\(74),
      O => temp0(74)
    );
\temp[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(83),
      I1 => \round_key_reg[4]_0\(75),
      O => temp0(75)
    );
\temp[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(84),
      I1 => \round_key_reg[4]_0\(76),
      O => temp0(76)
    );
\temp[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(85),
      I1 => \round_key_reg[4]_0\(77),
      O => temp0(77)
    );
\temp[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(86),
      I1 => \round_key_reg[4]_0\(78),
      O => temp0(78)
    );
\temp[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(87),
      I1 => \round_key_reg[4]_0\(79),
      O => temp0(79)
    );
\temp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(15),
      I1 => \round_key_reg[4]_0\(7),
      O => temp0(7)
    );
\temp[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(88),
      I1 => \round_key_reg[4]_0\(80),
      O => temp0(80)
    );
\temp[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(89),
      I1 => \round_key_reg[4]_0\(81),
      O => temp0(81)
    );
\temp[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(90),
      I1 => \round_key_reg[4]_0\(82),
      O => temp0(82)
    );
\temp[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(91),
      I1 => \round_key_reg[4]_0\(83),
      O => temp0(83)
    );
\temp[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(92),
      I1 => \round_key_reg[4]_0\(84),
      O => temp0(84)
    );
\temp[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(93),
      I1 => \round_key_reg[4]_0\(85),
      O => temp0(85)
    );
\temp[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(94),
      I1 => \round_key_reg[4]_0\(86),
      O => temp0(86)
    );
\temp[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(95),
      I1 => \round_key_reg[4]_0\(87),
      O => temp0(87)
    );
\temp[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(96),
      I1 => \round_key_reg[4]_0\(88),
      O => temp0(88)
    );
\temp[89]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(97),
      I1 => \round_key_reg[4]_0\(89),
      O => temp0(89)
    );
\temp[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(16),
      I1 => \round_key_reg[4]_0\(8),
      O => temp0(8)
    );
\temp[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(98),
      I1 => \round_key_reg[4]_0\(90),
      O => temp0(90)
    );
\temp[91]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(99),
      I1 => \round_key_reg[4]_0\(91),
      O => temp0(91)
    );
\temp[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(100),
      I1 => \round_key_reg[4]_0\(92),
      O => temp0(92)
    );
\temp[93]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(101),
      I1 => \round_key_reg[4]_0\(93),
      O => temp0(93)
    );
\temp[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(102),
      I1 => \round_key_reg[4]_0\(94),
      O => temp0(94)
    );
\temp[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(103),
      I1 => \round_key_reg[4]_0\(95),
      O => temp0(95)
    );
\temp[96]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(104),
      I1 => \round_key_reg[4]_0\(96),
      O => temp0(96)
    );
\temp[97]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(105),
      I1 => \round_key_reg[4]_0\(97),
      O => temp0(97)
    );
\temp[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(106),
      I1 => \round_key_reg[4]_0\(98),
      O => temp0(98)
    );
\temp[99]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(107),
      I1 => \round_key_reg[4]_0\(99),
      O => temp0(99)
    );
\temp[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => key_schedule_state(17),
      I1 => \round_key_reg[4]_0\(9),
      O => temp0(9)
    );
\temp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(0),
      Q => \^state_out\(0)
    );
\temp_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(100),
      Q => key_schedule_state(100)
    );
\temp_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(101),
      Q => key_schedule_state(101)
    );
\temp_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(102),
      Q => key_schedule_state(102)
    );
\temp_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(103),
      Q => key_schedule_state(103)
    );
\temp_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(104),
      Q => key_schedule_state(104)
    );
\temp_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(105),
      Q => key_schedule_state(105)
    );
\temp_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(106),
      Q => key_schedule_state(106)
    );
\temp_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(107),
      Q => key_schedule_state(107)
    );
\temp_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(108),
      Q => key_schedule_state(108)
    );
\temp_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(109),
      Q => key_schedule_state(109)
    );
\temp_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(10),
      Q => key_schedule_state(10)
    );
\temp_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(110),
      Q => key_schedule_state(110)
    );
\temp_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(111),
      Q => key_schedule_state(111)
    );
\temp_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(112),
      Q => key_schedule_state(112)
    );
\temp_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(113),
      Q => key_schedule_state(113)
    );
\temp_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(114),
      Q => key_schedule_state(114)
    );
\temp_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(115),
      Q => key_schedule_state(115)
    );
\temp_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(116),
      Q => key_schedule_state(116)
    );
\temp_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(117),
      Q => key_schedule_state(117)
    );
\temp_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(118),
      Q => key_schedule_state(118)
    );
\temp_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(119),
      Q => key_schedule_state(119)
    );
\temp_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(11),
      Q => key_schedule_state(11)
    );
\temp_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__126_n_0\,
      Q => key_schedule_state(120)
    );
\temp_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__125_n_0\,
      Q => key_schedule_state(121)
    );
\temp_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__124_n_0\,
      Q => key_schedule_state(122)
    );
\temp_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__123_n_0\,
      Q => key_schedule_state(123)
    );
\temp_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__122_n_0\,
      Q => key_schedule_state(124)
    );
\temp_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__121_n_0\,
      Q => key_schedule_state(125)
    );
\temp_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__120_n_0\,
      Q => key_schedule_state(126)
    );
\temp_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \round_key_reg_gate__119_n_0\,
      Q => key_schedule_state(127)
    );
\temp_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(12),
      Q => key_schedule_state(12)
    );
\temp_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(13),
      Q => key_schedule_state(13)
    );
\temp_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(14),
      Q => key_schedule_state(14)
    );
\temp_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(15),
      Q => key_schedule_state(15)
    );
\temp_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(16),
      Q => key_schedule_state(16)
    );
\temp_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(17),
      Q => key_schedule_state(17)
    );
\temp_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(18),
      Q => key_schedule_state(18)
    );
\temp_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(19),
      Q => key_schedule_state(19)
    );
\temp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(1),
      Q => \^state_out\(1)
    );
\temp_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(20),
      Q => key_schedule_state(20)
    );
\temp_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(21),
      Q => key_schedule_state(21)
    );
\temp_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(22),
      Q => key_schedule_state(22)
    );
\temp_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(23),
      Q => key_schedule_state(23)
    );
\temp_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(24),
      Q => key_schedule_state(24)
    );
\temp_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(25),
      Q => key_schedule_state(25)
    );
\temp_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(26),
      Q => key_schedule_state(26)
    );
\temp_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(27),
      Q => key_schedule_state(27)
    );
\temp_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(28),
      Q => key_schedule_state(28)
    );
\temp_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(29),
      Q => key_schedule_state(29)
    );
\temp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(2),
      Q => \^state_out\(2)
    );
\temp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(30),
      Q => key_schedule_state(30)
    );
\temp_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(31),
      Q => key_schedule_state(31)
    );
\temp_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(32),
      Q => key_schedule_state(32)
    );
\temp_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(33),
      Q => key_schedule_state(33)
    );
\temp_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(34),
      Q => key_schedule_state(34)
    );
\temp_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(35),
      Q => key_schedule_state(35)
    );
\temp_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(36),
      Q => key_schedule_state(36)
    );
\temp_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(37),
      Q => key_schedule_state(37)
    );
\temp_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(38),
      Q => key_schedule_state(38)
    );
\temp_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(39),
      Q => key_schedule_state(39)
    );
\temp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(3),
      Q => key_schedule_state(3)
    );
\temp_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(40),
      Q => key_schedule_state(40)
    );
\temp_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(41),
      Q => key_schedule_state(41)
    );
\temp_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(42),
      Q => key_schedule_state(42)
    );
\temp_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(43),
      Q => key_schedule_state(43)
    );
\temp_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(44),
      Q => key_schedule_state(44)
    );
\temp_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(45),
      Q => key_schedule_state(45)
    );
\temp_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(46),
      Q => key_schedule_state(46)
    );
\temp_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(47),
      Q => key_schedule_state(47)
    );
\temp_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(48),
      Q => key_schedule_state(48)
    );
\temp_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(49),
      Q => key_schedule_state(49)
    );
\temp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(4),
      Q => key_schedule_state(4)
    );
\temp_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(50),
      Q => key_schedule_state(50)
    );
\temp_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(51),
      Q => key_schedule_state(51)
    );
\temp_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(52),
      Q => key_schedule_state(52)
    );
\temp_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(53),
      Q => key_schedule_state(53)
    );
\temp_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(54),
      Q => key_schedule_state(54)
    );
\temp_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(55),
      Q => key_schedule_state(55)
    );
\temp_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(56),
      Q => key_schedule_state(56)
    );
\temp_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(57),
      Q => key_schedule_state(57)
    );
\temp_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(58),
      Q => key_schedule_state(58)
    );
\temp_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(59),
      Q => key_schedule_state(59)
    );
\temp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(5),
      Q => key_schedule_state(5)
    );
\temp_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(60),
      Q => key_schedule_state(60)
    );
\temp_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(61),
      Q => key_schedule_state(61)
    );
\temp_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(62),
      Q => key_schedule_state(62)
    );
\temp_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(63),
      Q => key_schedule_state(63)
    );
\temp_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(64),
      Q => key_schedule_state(64)
    );
\temp_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(65),
      Q => key_schedule_state(65)
    );
\temp_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(66),
      Q => key_schedule_state(66)
    );
\temp_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(67),
      Q => key_schedule_state(67)
    );
\temp_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(68),
      Q => key_schedule_state(68)
    );
\temp_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(69),
      Q => key_schedule_state(69)
    );
\temp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(6),
      Q => key_schedule_state(6)
    );
\temp_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(70),
      Q => key_schedule_state(70)
    );
\temp_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(71),
      Q => key_schedule_state(71)
    );
\temp_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(72),
      Q => key_schedule_state(72)
    );
\temp_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(73),
      Q => key_schedule_state(73)
    );
\temp_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(74),
      Q => key_schedule_state(74)
    );
\temp_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(75),
      Q => key_schedule_state(75)
    );
\temp_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(76),
      Q => key_schedule_state(76)
    );
\temp_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(77),
      Q => key_schedule_state(77)
    );
\temp_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(78),
      Q => key_schedule_state(78)
    );
\temp_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(79),
      Q => key_schedule_state(79)
    );
\temp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(7),
      Q => key_schedule_state(7)
    );
\temp_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(80),
      Q => key_schedule_state(80)
    );
\temp_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(81),
      Q => key_schedule_state(81)
    );
\temp_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(82),
      Q => key_schedule_state(82)
    );
\temp_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(83),
      Q => key_schedule_state(83)
    );
\temp_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(84),
      Q => key_schedule_state(84)
    );
\temp_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(85),
      Q => key_schedule_state(85)
    );
\temp_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(86),
      Q => key_schedule_state(86)
    );
\temp_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(87),
      Q => key_schedule_state(87)
    );
\temp_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(88),
      Q => key_schedule_state(88)
    );
\temp_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(89),
      Q => key_schedule_state(89)
    );
\temp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(8),
      Q => key_schedule_state(8)
    );
\temp_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(90),
      Q => key_schedule_state(90)
    );
\temp_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(91),
      Q => key_schedule_state(91)
    );
\temp_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(92),
      Q => key_schedule_state(92)
    );
\temp_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(93),
      Q => key_schedule_state(93)
    );
\temp_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(94),
      Q => key_schedule_state(94)
    );
\temp_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(95),
      Q => key_schedule_state(95)
    );
\temp_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(96),
      Q => key_schedule_state(96)
    );
\temp_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(97),
      Q => key_schedule_state(97)
    );
\temp_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(98),
      Q => key_schedule_state(98)
    );
\temp_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(99),
      Q => key_schedule_state(99)
    );
\temp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => temp0(9),
      Q => key_schedule_state(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox is
  port (
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[127]\ : out STD_LOGIC_VECTOR ( 76 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[28]\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 66 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 59 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox is
begin
\state_out[100]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(39),
      I1 => Q(7),
      I2 => add_const_state_0(0),
      O => \state_out_reg[127]\(49)
    );
\state_out[101]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(40),
      I1 => Q(8),
      I2 => add_const_state_0(1),
      O => \state_out_reg[127]\(50)
    );
\state_out[102]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(41),
      I1 => Q(9),
      I2 => add_const_state_0(2),
      O => \state_out_reg[127]\(51)
    );
\state_out[103]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(42),
      I1 => Q(10),
      I2 => add_const_state_0(3),
      O => \state_out_reg[127]\(52)
    );
\state_out[104]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(43),
      I1 => Q(11),
      I2 => add_const_state_0(4),
      O => \state_out_reg[127]\(53)
    );
\state_out[105]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(44),
      I1 => Q(12),
      I2 => add_const_state_0(5),
      O => \state_out_reg[127]\(54)
    );
\state_out[106]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(45),
      I1 => Q(13),
      I2 => add_const_state_0(6),
      O => \state_out_reg[127]\(55)
    );
\state_out[107]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(46),
      I1 => Q(14),
      I2 => add_const_state_0(7),
      O => \state_out_reg[127]\(56)
    );
\state_out[108]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(47),
      I1 => Q(15),
      I2 => add_const_state_0(8),
      O => \state_out_reg[127]\(57)
    );
\state_out[109]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(48),
      I1 => Q(16),
      I2 => add_const_state_0(9),
      O => \state_out_reg[127]\(58)
    );
\state_out[10]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => \state_out_reg[28]\(37),
      I2 => add_const_state(37),
      O => D(9)
    );
\state_out[110]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(49),
      I1 => Q(17),
      I2 => add_const_state_0(10),
      O => \state_out_reg[127]\(59)
    );
\state_out[111]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(50),
      I1 => Q(18),
      I2 => add_const_state_0(11),
      O => \state_out_reg[127]\(60)
    );
\state_out[112]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(51),
      I1 => Q(19),
      I2 => add_const_state_0(12),
      O => \state_out_reg[127]\(61)
    );
\state_out[113]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(52),
      I1 => Q(20),
      I2 => add_const_state_0(13),
      O => \state_out_reg[127]\(62)
    );
\state_out[114]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(53),
      I1 => Q(21),
      I2 => add_const_state_0(14),
      O => \state_out_reg[127]\(63)
    );
\state_out[115]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(54),
      I1 => Q(22),
      I2 => add_const_state_0(15),
      O => \state_out_reg[127]\(64)
    );
\state_out[116]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(55),
      I1 => Q(23),
      I2 => add_const_state_0(16),
      O => \state_out_reg[127]\(65)
    );
\state_out[117]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(56),
      I1 => Q(24),
      I2 => add_const_state_0(17),
      O => \state_out_reg[127]\(66)
    );
\state_out[118]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(57),
      I1 => Q(25),
      I2 => add_const_state_0(18),
      O => \state_out_reg[127]\(67)
    );
\state_out[119]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(58),
      I1 => Q(26),
      I2 => add_const_state_0(19),
      O => \state_out_reg[127]\(68)
    );
\state_out[11]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => \state_out_reg[28]\(38),
      I2 => add_const_state(38),
      O => D(10)
    );
\state_out[120]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(59),
      I1 => Q(27),
      I2 => add_const_state_0(20),
      O => \state_out_reg[127]\(69)
    );
\state_out[121]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(60),
      I1 => Q(28),
      I2 => add_const_state_0(21),
      O => \state_out_reg[127]\(70)
    );
\state_out[122]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(61),
      I1 => Q(29),
      I2 => add_const_state_0(22),
      O => \state_out_reg[127]\(71)
    );
\state_out[123]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(62),
      I1 => Q(30),
      I2 => add_const_state_0(23),
      O => \state_out_reg[127]\(72)
    );
\state_out[124]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(63),
      I1 => Q(31),
      I2 => add_const_state_0(24),
      O => \state_out_reg[127]\(73)
    );
\state_out[125]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(64),
      I1 => Q(32),
      I2 => add_const_state_0(25),
      O => \state_out_reg[127]\(74)
    );
\state_out[126]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(65),
      I1 => Q(33),
      I2 => add_const_state_0(26),
      O => \state_out_reg[127]\(75)
    );
\state_out[127]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(66),
      I1 => Q(34),
      I2 => add_const_state_0(27),
      O => \state_out_reg[127]\(76)
    );
\state_out[12]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => \state_out_reg[28]\(39),
      I2 => add_const_state(39),
      O => D(11)
    );
\state_out[13]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => \state_out_reg[28]\(40),
      I2 => add_const_state(40),
      O => D(12)
    );
\state_out[14]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => \state_out_reg[28]\(41),
      I2 => add_const_state(41),
      O => D(13)
    );
\state_out[15]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(14),
      I1 => \state_out_reg[28]\(42),
      I2 => add_const_state(42),
      O => D(14)
    );
\state_out[16]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => \state_out_reg[28]\(43),
      I2 => add_const_state(43),
      O => D(15)
    );
\state_out[17]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => \state_out_reg[28]\(44),
      I2 => add_const_state(44),
      O => D(16)
    );
\state_out[18]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => \state_out_reg[28]\(45),
      I2 => add_const_state(45),
      O => D(17)
    );
\state_out[19]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => \state_out_reg[28]\(46),
      I2 => add_const_state(46),
      O => D(18)
    );
\state_out[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => \state_out_reg[28]\(28),
      I2 => add_const_state(28),
      O => D(0)
    );
\state_out[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(1),
      I1 => Q(36),
      I2 => add_const_state_0(29),
      O => \state_out_reg[127]\(0)
    );
\state_out[20]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => \state_out_reg[28]\(47),
      I2 => add_const_state(47),
      O => D(19)
    );
\state_out[21]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => \state_out_reg[28]\(48),
      I2 => add_const_state(48),
      O => D(20)
    );
\state_out[22]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => \state_out_reg[28]\(49),
      I2 => add_const_state(49),
      O => D(21)
    );
\state_out[23]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(22),
      I1 => \state_out_reg[28]\(50),
      I2 => add_const_state(50),
      O => D(22)
    );
\state_out[24]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => \state_out_reg[28]\(51),
      I2 => add_const_state(51),
      O => D(23)
    );
\state_out[25]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => \state_out_reg[28]\(52),
      I2 => add_const_state(52),
      O => D(24)
    );
\state_out[26]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => \state_out_reg[28]\(53),
      I2 => add_const_state(53),
      O => D(25)
    );
\state_out[27]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => \state_out_reg[28]\(54),
      I2 => add_const_state(54),
      O => D(26)
    );
\state_out[28]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => \state_out_reg[28]\(55),
      I2 => add_const_state(55),
      O => D(27)
    );
\state_out[28]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(24),
      I1 => Q(63),
      I2 => add_const_state_0(56),
      O => \state_out_reg[127]\(2)
    );
\state_out[29]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(25),
      I1 => Q(64),
      I2 => add_const_state_0(57),
      O => \state_out_reg[127]\(3)
    );
\state_out[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => \state_out_reg[28]\(29),
      I2 => add_const_state(29),
      O => D(1)
    );
\state_out[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(37),
      I2 => add_const_state_0(30),
      O => \state_out_reg[127]\(1)
    );
\state_out[30]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(26),
      I1 => Q(65),
      I2 => add_const_state_0(58),
      O => \state_out_reg[127]\(4)
    );
\state_out[31]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(27),
      I1 => Q(66),
      I2 => add_const_state_0(59),
      O => \state_out_reg[127]\(5)
    );
\state_out[32]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => Q(0),
      I2 => CO(0),
      O => \state_out_reg[127]\(6)
    );
\state_out[33]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(0),
      I2 => \state_out_reg[28]\(0),
      O => D(28)
    );
\state_out[33]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => Q(1),
      I2 => Q(4),
      O => \state_out_reg[127]\(7)
    );
\state_out[34]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(1),
      I2 => \state_out_reg[28]\(1),
      O => D(29)
    );
\state_out[34]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => Q(2),
      I2 => Q(5),
      O => \state_out_reg[127]\(8)
    );
\state_out[35]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(2),
      I2 => \state_out_reg[28]\(2),
      O => D(30)
    );
\state_out[35]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => Q(6),
      I2 => Q(3),
      O => \state_out_reg[127]\(9)
    );
\state_out[36]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(3),
      I2 => \state_out_reg[28]\(3),
      O => D(31)
    );
\state_out[37]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(4),
      I2 => \state_out_reg[28]\(4),
      O => D(32)
    );
\state_out[38]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(5),
      I2 => \state_out_reg[28]\(5),
      O => D(33)
    );
\state_out[39]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(6),
      I2 => \state_out_reg[28]\(6),
      O => D(34)
    );
\state_out[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => \state_out_reg[28]\(30),
      I2 => add_const_state(30),
      O => D(2)
    );
\state_out[40]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(7),
      I2 => \state_out_reg[28]\(7),
      O => D(35)
    );
\state_out[41]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(8),
      I2 => \state_out_reg[28]\(8),
      O => D(36)
    );
\state_out[42]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(9),
      I2 => \state_out_reg[28]\(9),
      O => D(37)
    );
\state_out[43]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(10),
      I2 => \state_out_reg[28]\(10),
      O => D(38)
    );
\state_out[44]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(11),
      I2 => \state_out_reg[28]\(11),
      O => D(39)
    );
\state_out[45]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(12),
      I2 => \state_out_reg[28]\(12),
      O => D(40)
    );
\state_out[46]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(13),
      I2 => \state_out_reg[28]\(13),
      O => D(41)
    );
\state_out[47]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(14),
      I2 => \state_out_reg[28]\(14),
      O => D(42)
    );
\state_out[48]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(15),
      I2 => \state_out_reg[28]\(15),
      O => D(43)
    );
\state_out[49]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(16),
      I2 => \state_out_reg[28]\(16),
      O => D(44)
    );
\state_out[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => \state_out_reg[28]\(31),
      I2 => add_const_state(31),
      O => D(3)
    );
\state_out[50]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(17),
      I2 => \state_out_reg[28]\(17),
      O => D(45)
    );
\state_out[51]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(18),
      I2 => \state_out_reg[28]\(18),
      O => D(46)
    );
\state_out[52]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(19),
      I2 => \state_out_reg[28]\(19),
      O => D(47)
    );
\state_out[53]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(48),
      I1 => add_const_state(20),
      I2 => \state_out_reg[28]\(20),
      O => D(48)
    );
\state_out[54]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(49),
      I1 => add_const_state(21),
      I2 => \state_out_reg[28]\(21),
      O => D(49)
    );
\state_out[55]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(50),
      I1 => add_const_state(22),
      I2 => \state_out_reg[28]\(22),
      O => D(50)
    );
\state_out[56]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(51),
      I1 => add_const_state(23),
      I2 => \state_out_reg[28]\(23),
      O => D(51)
    );
\state_out[57]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(52),
      I1 => add_const_state(24),
      I2 => \state_out_reg[28]\(24),
      O => D(52)
    );
\state_out[58]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(53),
      I1 => add_const_state(25),
      I2 => \state_out_reg[28]\(25),
      O => D(53)
    );
\state_out[59]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(54),
      I1 => add_const_state(26),
      I2 => \state_out_reg[28]\(26),
      O => D(54)
    );
\state_out[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => \state_out_reg[28]\(32),
      I2 => add_const_state(32),
      O => D(4)
    );
\state_out[60]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(55),
      I1 => add_const_state(27),
      I2 => \state_out_reg[28]\(27),
      O => D(55)
    );
\state_out[60]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(56),
      I1 => add_const_state_0(24),
      I2 => Q(31),
      O => \state_out_reg[127]\(10)
    );
\state_out[61]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(57),
      I1 => add_const_state_0(25),
      I2 => Q(32),
      O => \state_out_reg[127]\(11)
    );
\state_out[62]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(58),
      I1 => add_const_state_0(26),
      I2 => Q(33),
      O => \state_out_reg[127]\(12)
    );
\state_out[63]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(59),
      I1 => add_const_state_0(27),
      I2 => Q(34),
      O => \state_out_reg[127]\(13)
    );
\state_out[65]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(4),
      I1 => add_const_state_0(29),
      I2 => Q(36),
      O => \state_out_reg[127]\(14)
    );
\state_out[66]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(5),
      I1 => add_const_state_0(30),
      I2 => Q(37),
      O => \state_out_reg[127]\(15)
    );
\state_out[67]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(6),
      I1 => add_const_state_0(31),
      I2 => Q(38),
      O => \state_out_reg[127]\(16)
    );
\state_out[68]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(7),
      I1 => add_const_state_0(32),
      I2 => Q(39),
      O => \state_out_reg[127]\(17)
    );
\state_out[69]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(8),
      I1 => add_const_state_0(33),
      I2 => Q(40),
      O => \state_out_reg[127]\(18)
    );
\state_out[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => \state_out_reg[28]\(33),
      I2 => add_const_state(33),
      O => D(5)
    );
\state_out[70]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(9),
      I1 => add_const_state_0(34),
      I2 => Q(41),
      O => \state_out_reg[127]\(19)
    );
\state_out[71]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(10),
      I1 => add_const_state_0(35),
      I2 => Q(42),
      O => \state_out_reg[127]\(20)
    );
\state_out[72]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(11),
      I1 => add_const_state_0(36),
      I2 => Q(43),
      O => \state_out_reg[127]\(21)
    );
\state_out[73]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(12),
      I1 => add_const_state_0(37),
      I2 => Q(44),
      O => \state_out_reg[127]\(22)
    );
\state_out[74]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(13),
      I1 => add_const_state_0(38),
      I2 => Q(45),
      O => \state_out_reg[127]\(23)
    );
\state_out[75]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(14),
      I1 => add_const_state_0(39),
      I2 => Q(46),
      O => \state_out_reg[127]\(24)
    );
\state_out[76]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(15),
      I1 => add_const_state_0(40),
      I2 => Q(47),
      O => \state_out_reg[127]\(25)
    );
\state_out[77]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(16),
      I1 => add_const_state_0(41),
      I2 => Q(48),
      O => \state_out_reg[127]\(26)
    );
\state_out[78]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(17),
      I1 => add_const_state_0(42),
      I2 => Q(49),
      O => \state_out_reg[127]\(27)
    );
\state_out[79]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(18),
      I1 => add_const_state_0(43),
      I2 => Q(50),
      O => \state_out_reg[127]\(28)
    );
\state_out[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(6),
      I1 => \state_out_reg[28]\(34),
      I2 => add_const_state(34),
      O => D(6)
    );
\state_out[80]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(19),
      I1 => add_const_state_0(44),
      I2 => Q(51),
      O => \state_out_reg[127]\(29)
    );
\state_out[81]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(20),
      I1 => add_const_state_0(45),
      I2 => Q(52),
      O => \state_out_reg[127]\(30)
    );
\state_out[82]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(21),
      I1 => add_const_state_0(46),
      I2 => Q(53),
      O => \state_out_reg[127]\(31)
    );
\state_out[83]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(22),
      I1 => add_const_state_0(47),
      I2 => Q(54),
      O => \state_out_reg[127]\(32)
    );
\state_out[84]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(23),
      I1 => add_const_state_0(48),
      I2 => Q(55),
      O => \state_out_reg[127]\(33)
    );
\state_out[85]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(24),
      I1 => add_const_state_0(49),
      I2 => Q(56),
      O => \state_out_reg[127]\(34)
    );
\state_out[86]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(25),
      I1 => add_const_state_0(50),
      I2 => Q(57),
      O => \state_out_reg[127]\(35)
    );
\state_out[87]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(26),
      I1 => add_const_state_0(51),
      I2 => Q(58),
      O => \state_out_reg[127]\(36)
    );
\state_out[88]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(27),
      I1 => add_const_state_0(52),
      I2 => Q(59),
      O => \state_out_reg[127]\(37)
    );
\state_out[89]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(28),
      I1 => add_const_state_0(53),
      I2 => Q(60),
      O => \state_out_reg[127]\(38)
    );
\state_out[8]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => \state_out_reg[28]\(35),
      I2 => add_const_state(35),
      O => D(7)
    );
\state_out[90]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(29),
      I1 => add_const_state_0(54),
      I2 => Q(61),
      O => \state_out_reg[127]\(39)
    );
\state_out[91]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(30),
      I1 => add_const_state_0(55),
      I2 => Q(62),
      O => \state_out_reg[127]\(40)
    );
\state_out[92]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(31),
      I1 => add_const_state_0(56),
      I2 => Q(63),
      O => \state_out_reg[127]\(41)
    );
\state_out[93]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(32),
      I1 => add_const_state_0(57),
      I2 => Q(64),
      O => \state_out_reg[127]\(42)
    );
\state_out[94]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(33),
      I1 => add_const_state_0(58),
      I2 => Q(65),
      O => \state_out_reg[127]\(43)
    );
\state_out[95]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(34),
      I1 => add_const_state_0(59),
      I2 => Q(66),
      O => \state_out_reg[127]\(44)
    );
\state_out[96]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(35),
      I1 => CO(0),
      I2 => Q(0),
      O => \state_out_reg[127]\(45)
    );
\state_out[97]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(36),
      I1 => Q(4),
      I2 => Q(1),
      O => \state_out_reg[127]\(46)
    );
\state_out[98]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(37),
      I1 => Q(5),
      I2 => Q(2),
      O => \state_out_reg[127]\(47)
    );
\state_out[99]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Q(38),
      I1 => Q(3),
      I2 => Q(6),
      O => \state_out_reg[127]\(48)
    );
\state_out[9]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => \state_out_reg[28]\(36),
      I2 => add_const_state(36),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[127]\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 55 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 55 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_11 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_11;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_11 is
begin
\state_out[100]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(36),
      I1 => \state_out_reg[31]\(4),
      I2 => add_const_state_0(3),
      O => \state_out_reg[127]\(42)
    );
\state_out[101]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(37),
      I1 => \state_out_reg[31]\(5),
      I2 => add_const_state_0(4),
      O => \state_out_reg[127]\(43)
    );
\state_out[102]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(38),
      I1 => \state_out_reg[31]\(6),
      I2 => add_const_state_0(5),
      O => \state_out_reg[127]\(44)
    );
\state_out[103]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(39),
      I1 => \state_out_reg[31]\(7),
      I2 => add_const_state_0(6),
      O => \state_out_reg[127]\(45)
    );
\state_out[104]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(40),
      I1 => \state_out_reg[31]\(8),
      I2 => add_const_state_0(7),
      O => \state_out_reg[127]\(46)
    );
\state_out[105]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(41),
      I1 => \state_out_reg[31]\(9),
      I2 => add_const_state_0(8),
      O => \state_out_reg[127]\(47)
    );
\state_out[106]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(42),
      I1 => \state_out_reg[31]\(10),
      I2 => add_const_state_0(9),
      O => \state_out_reg[127]\(48)
    );
\state_out[107]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(43),
      I1 => \state_out_reg[31]\(11),
      I2 => add_const_state_0(10),
      O => \state_out_reg[127]\(49)
    );
\state_out[108]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(44),
      I1 => \state_out_reg[31]\(12),
      I2 => add_const_state_0(11),
      O => \state_out_reg[127]\(50)
    );
\state_out[109]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(45),
      I1 => \state_out_reg[31]\(13),
      I2 => add_const_state_0(12),
      O => \state_out_reg[127]\(51)
    );
\state_out[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => Q(37),
      I2 => add_const_state(37),
      O => D(9)
    );
\state_out[110]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(46),
      I1 => \state_out_reg[31]\(14),
      I2 => add_const_state_0(13),
      O => \state_out_reg[127]\(52)
    );
\state_out[111]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(47),
      I1 => \state_out_reg[31]\(15),
      I2 => add_const_state_0(14),
      O => \state_out_reg[127]\(53)
    );
\state_out[112]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(48),
      I1 => \state_out_reg[31]\(16),
      I2 => add_const_state_0(15),
      O => \state_out_reg[127]\(54)
    );
\state_out[113]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(49),
      I1 => \state_out_reg[31]\(17),
      I2 => add_const_state_0(16),
      O => \state_out_reg[127]\(55)
    );
\state_out[114]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(50),
      I1 => \state_out_reg[31]\(18),
      I2 => add_const_state_0(17),
      O => \state_out_reg[127]\(56)
    );
\state_out[115]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(51),
      I1 => \state_out_reg[31]\(19),
      I2 => add_const_state_0(18),
      O => \state_out_reg[127]\(57)
    );
\state_out[116]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(52),
      I1 => \state_out_reg[31]\(20),
      I2 => add_const_state_0(19),
      O => \state_out_reg[127]\(58)
    );
\state_out[117]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(53),
      I1 => \state_out_reg[31]\(21),
      I2 => add_const_state_0(20),
      O => \state_out_reg[127]\(59)
    );
\state_out[118]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(54),
      I1 => \state_out_reg[31]\(22),
      I2 => add_const_state_0(21),
      O => \state_out_reg[127]\(60)
    );
\state_out[119]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(55),
      I1 => \state_out_reg[31]\(23),
      I2 => add_const_state_0(22),
      O => \state_out_reg[127]\(61)
    );
\state_out[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => Q(38),
      I2 => add_const_state(38),
      O => D(10)
    );
\state_out[120]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(56),
      I1 => \state_out_reg[31]\(24),
      I2 => add_const_state_0(23),
      O => \state_out_reg[127]\(62)
    );
\state_out[121]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(57),
      I1 => \state_out_reg[31]\(25),
      I2 => add_const_state_0(24),
      O => \state_out_reg[127]\(63)
    );
\state_out[122]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(58),
      I1 => \state_out_reg[31]\(26),
      I2 => add_const_state_0(25),
      O => \state_out_reg[127]\(64)
    );
\state_out[123]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(59),
      I1 => \state_out_reg[31]\(27),
      I2 => add_const_state_0(26),
      O => \state_out_reg[127]\(65)
    );
\state_out[124]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(60),
      I1 => \state_out_reg[31]\(28),
      I2 => add_const_state_0(27),
      O => \state_out_reg[127]\(66)
    );
\state_out[125]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(61),
      I1 => \state_out_reg[31]\(29),
      I2 => add_const_state_0(28),
      O => \state_out_reg[127]\(67)
    );
\state_out[126]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(62),
      I1 => \state_out_reg[31]\(30),
      I2 => add_const_state_0(29),
      O => \state_out_reg[127]\(68)
    );
\state_out[127]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(63),
      I1 => \state_out_reg[31]\(31),
      I2 => add_const_state_0(30),
      O => \state_out_reg[127]\(69)
    );
\state_out[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => Q(39),
      I2 => add_const_state(39),
      O => D(11)
    );
\state_out[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => Q(40),
      I2 => add_const_state(40),
      O => D(12)
    );
\state_out[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => Q(41),
      I2 => add_const_state(41),
      O => D(13)
    );
\state_out[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(14),
      I1 => Q(42),
      I2 => add_const_state(42),
      O => D(14)
    );
\state_out[16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => Q(43),
      I2 => add_const_state(43),
      O => D(15)
    );
\state_out[17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => Q(44),
      I2 => add_const_state(44),
      O => D(16)
    );
\state_out[18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => Q(45),
      I2 => add_const_state(45),
      O => D(17)
    );
\state_out[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => Q(46),
      I2 => add_const_state(46),
      O => D(18)
    );
\state_out[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => Q(28),
      I2 => add_const_state(28),
      O => D(0)
    );
\state_out[20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => Q(47),
      I2 => add_const_state(47),
      O => D(19)
    );
\state_out[21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => Q(48),
      I2 => add_const_state(48),
      O => D(20)
    );
\state_out[22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => Q(49),
      I2 => add_const_state(49),
      O => D(21)
    );
\state_out[23]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(22),
      I1 => Q(50),
      I2 => add_const_state(50),
      O => D(22)
    );
\state_out[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => Q(51),
      I2 => add_const_state(51),
      O => D(23)
    );
\state_out[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => Q(52),
      I2 => add_const_state(52),
      O => D(24)
    );
\state_out[26]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => Q(53),
      I2 => add_const_state(53),
      O => D(25)
    );
\state_out[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => Q(54),
      I2 => add_const_state(54),
      O => D(26)
    );
\state_out[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => Q(55),
      I2 => add_const_state(55),
      O => D(27)
    );
\state_out[29]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => \state_out_reg[31]\(61),
      I2 => add_const_state_0(60),
      O => \state_out_reg[127]\(0)
    );
\state_out[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => Q(29),
      I2 => add_const_state(29),
      O => D(1)
    );
\state_out[30]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => \state_out_reg[31]\(62),
      I2 => add_const_state_0(61),
      O => \state_out_reg[127]\(1)
    );
\state_out[31]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => \state_out_reg[31]\(63),
      I2 => add_const_state_0(62),
      O => \state_out_reg[127]\(2)
    );
\state_out[32]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => \state_out_reg[96]\(0),
      I2 => \state_out_reg[31]\(0),
      O => \state_out_reg[127]\(3)
    );
\state_out[33]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(0),
      I2 => Q(0),
      O => D(28)
    );
\state_out[34]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(1),
      I2 => Q(1),
      O => D(29)
    );
\state_out[35]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(2),
      I2 => Q(2),
      O => D(30)
    );
\state_out[36]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(3),
      I2 => Q(3),
      O => D(31)
    );
\state_out[37]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(4),
      I2 => Q(4),
      O => D(32)
    );
\state_out[38]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(5),
      I2 => Q(5),
      O => D(33)
    );
\state_out[39]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(6),
      I2 => Q(6),
      O => D(34)
    );
\state_out[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => Q(30),
      I2 => add_const_state(30),
      O => D(2)
    );
\state_out[40]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(7),
      I2 => Q(7),
      O => D(35)
    );
\state_out[41]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(8),
      I2 => Q(8),
      O => D(36)
    );
\state_out[42]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(9),
      I2 => Q(9),
      O => D(37)
    );
\state_out[43]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(10),
      I2 => Q(10),
      O => D(38)
    );
\state_out[44]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(11),
      I2 => Q(11),
      O => D(39)
    );
\state_out[45]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(12),
      I2 => Q(12),
      O => D(40)
    );
\state_out[46]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(13),
      I2 => Q(13),
      O => D(41)
    );
\state_out[47]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(14),
      I2 => Q(14),
      O => D(42)
    );
\state_out[48]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(15),
      I2 => Q(15),
      O => D(43)
    );
\state_out[49]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(16),
      I2 => Q(16),
      O => D(44)
    );
\state_out[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => Q(31),
      I2 => add_const_state(31),
      O => D(3)
    );
\state_out[50]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(17),
      I2 => Q(17),
      O => D(45)
    );
\state_out[51]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(18),
      I2 => Q(18),
      O => D(46)
    );
\state_out[52]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(19),
      I2 => Q(19),
      O => D(47)
    );
\state_out[53]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(48),
      I1 => add_const_state(20),
      I2 => Q(20),
      O => D(48)
    );
\state_out[54]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(49),
      I1 => add_const_state(21),
      I2 => Q(21),
      O => D(49)
    );
\state_out[55]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(50),
      I1 => add_const_state(22),
      I2 => Q(22),
      O => D(50)
    );
\state_out[56]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(51),
      I1 => add_const_state(23),
      I2 => Q(23),
      O => D(51)
    );
\state_out[57]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(52),
      I1 => add_const_state(24),
      I2 => Q(24),
      O => D(52)
    );
\state_out[58]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(53),
      I1 => add_const_state(25),
      I2 => Q(25),
      O => D(53)
    );
\state_out[59]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(54),
      I1 => add_const_state(26),
      I2 => Q(26),
      O => D(54)
    );
\state_out[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => Q(32),
      I2 => add_const_state(32),
      O => D(4)
    );
\state_out[60]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(55),
      I1 => add_const_state(27),
      I2 => Q(27),
      O => D(55)
    );
\state_out[61]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(60),
      I1 => add_const_state_0(28),
      I2 => \state_out_reg[31]\(29),
      O => \state_out_reg[127]\(4)
    );
\state_out[62]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(61),
      I1 => add_const_state_0(29),
      I2 => \state_out_reg[31]\(30),
      O => \state_out_reg[127]\(5)
    );
\state_out[63]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(62),
      I1 => add_const_state_0(30),
      I2 => \state_out_reg[31]\(31),
      O => \state_out_reg[127]\(6)
    );
\state_out[65]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(1),
      I1 => add_const_state_0(32),
      I2 => \state_out_reg[31]\(33),
      O => \state_out_reg[127]\(7)
    );
\state_out[66]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(2),
      I1 => add_const_state_0(33),
      I2 => \state_out_reg[31]\(34),
      O => \state_out_reg[127]\(8)
    );
\state_out[67]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(3),
      I1 => add_const_state_0(34),
      I2 => \state_out_reg[31]\(35),
      O => \state_out_reg[127]\(9)
    );
\state_out[68]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(4),
      I1 => add_const_state_0(35),
      I2 => \state_out_reg[31]\(36),
      O => \state_out_reg[127]\(10)
    );
\state_out[69]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(5),
      I1 => add_const_state_0(36),
      I2 => \state_out_reg[31]\(37),
      O => \state_out_reg[127]\(11)
    );
\state_out[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => Q(33),
      I2 => add_const_state(33),
      O => D(5)
    );
\state_out[70]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(6),
      I1 => add_const_state_0(37),
      I2 => \state_out_reg[31]\(38),
      O => \state_out_reg[127]\(12)
    );
\state_out[71]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(7),
      I1 => add_const_state_0(38),
      I2 => \state_out_reg[31]\(39),
      O => \state_out_reg[127]\(13)
    );
\state_out[72]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(8),
      I1 => add_const_state_0(39),
      I2 => \state_out_reg[31]\(40),
      O => \state_out_reg[127]\(14)
    );
\state_out[73]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(9),
      I1 => add_const_state_0(40),
      I2 => \state_out_reg[31]\(41),
      O => \state_out_reg[127]\(15)
    );
\state_out[74]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(10),
      I1 => add_const_state_0(41),
      I2 => \state_out_reg[31]\(42),
      O => \state_out_reg[127]\(16)
    );
\state_out[75]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(11),
      I1 => add_const_state_0(42),
      I2 => \state_out_reg[31]\(43),
      O => \state_out_reg[127]\(17)
    );
\state_out[76]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(12),
      I1 => add_const_state_0(43),
      I2 => \state_out_reg[31]\(44),
      O => \state_out_reg[127]\(18)
    );
\state_out[77]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(13),
      I1 => add_const_state_0(44),
      I2 => \state_out_reg[31]\(45),
      O => \state_out_reg[127]\(19)
    );
\state_out[78]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(14),
      I1 => add_const_state_0(45),
      I2 => \state_out_reg[31]\(46),
      O => \state_out_reg[127]\(20)
    );
\state_out[79]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(15),
      I1 => add_const_state_0(46),
      I2 => \state_out_reg[31]\(47),
      O => \state_out_reg[127]\(21)
    );
\state_out[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(6),
      I1 => Q(34),
      I2 => add_const_state(34),
      O => D(6)
    );
\state_out[80]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(16),
      I1 => add_const_state_0(47),
      I2 => \state_out_reg[31]\(48),
      O => \state_out_reg[127]\(22)
    );
\state_out[81]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(17),
      I1 => add_const_state_0(48),
      I2 => \state_out_reg[31]\(49),
      O => \state_out_reg[127]\(23)
    );
\state_out[82]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(18),
      I1 => add_const_state_0(49),
      I2 => \state_out_reg[31]\(50),
      O => \state_out_reg[127]\(24)
    );
\state_out[83]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(19),
      I1 => add_const_state_0(50),
      I2 => \state_out_reg[31]\(51),
      O => \state_out_reg[127]\(25)
    );
\state_out[84]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(20),
      I1 => add_const_state_0(51),
      I2 => \state_out_reg[31]\(52),
      O => \state_out_reg[127]\(26)
    );
\state_out[85]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(21),
      I1 => add_const_state_0(52),
      I2 => \state_out_reg[31]\(53),
      O => \state_out_reg[127]\(27)
    );
\state_out[86]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(22),
      I1 => add_const_state_0(53),
      I2 => \state_out_reg[31]\(54),
      O => \state_out_reg[127]\(28)
    );
\state_out[87]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(23),
      I1 => add_const_state_0(54),
      I2 => \state_out_reg[31]\(55),
      O => \state_out_reg[127]\(29)
    );
\state_out[88]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(24),
      I1 => add_const_state_0(55),
      I2 => \state_out_reg[31]\(56),
      O => \state_out_reg[127]\(30)
    );
\state_out[89]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(25),
      I1 => add_const_state_0(56),
      I2 => \state_out_reg[31]\(57),
      O => \state_out_reg[127]\(31)
    );
\state_out[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => Q(35),
      I2 => add_const_state(35),
      O => D(7)
    );
\state_out[90]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(26),
      I1 => add_const_state_0(57),
      I2 => \state_out_reg[31]\(58),
      O => \state_out_reg[127]\(32)
    );
\state_out[91]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(27),
      I1 => add_const_state_0(58),
      I2 => \state_out_reg[31]\(59),
      O => \state_out_reg[127]\(33)
    );
\state_out[92]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(28),
      I1 => add_const_state_0(59),
      I2 => \state_out_reg[31]\(60),
      O => \state_out_reg[127]\(34)
    );
\state_out[93]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(29),
      I1 => add_const_state_0(60),
      I2 => \state_out_reg[31]\(61),
      O => \state_out_reg[127]\(35)
    );
\state_out[94]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(30),
      I1 => add_const_state_0(61),
      I2 => \state_out_reg[31]\(62),
      O => \state_out_reg[127]\(36)
    );
\state_out[95]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(31),
      I1 => add_const_state_0(62),
      I2 => \state_out_reg[31]\(63),
      O => \state_out_reg[127]\(37)
    );
\state_out[96]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \state_out_reg[31]\(32),
      I1 => \state_out_reg[31]\(0),
      I2 => \state_out_reg[96]\(0),
      O => \state_out_reg[127]\(38)
    );
\state_out[97]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(33),
      I1 => \state_out_reg[31]\(1),
      I2 => add_const_state_0(0),
      O => \state_out_reg[127]\(39)
    );
\state_out[98]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(34),
      I1 => \state_out_reg[31]\(2),
      I2 => add_const_state_0(1),
      O => \state_out_reg[127]\(40)
    );
\state_out[99]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(35),
      I1 => \state_out_reg[31]\(3),
      I2 => add_const_state_0(2),
      O => \state_out_reg[127]\(41)
    );
\state_out[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => Q(36),
      I2 => add_const_state(36),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[127]\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \round_state[6]\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_13 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_13;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_13 is
begin
\state_out[100]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(36),
      I1 => Q(4),
      I2 => add_const_state_0(3),
      O => \state_out_reg[127]\(42)
    );
\state_out[101]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(37),
      I1 => Q(5),
      I2 => add_const_state_0(4),
      O => \state_out_reg[127]\(43)
    );
\state_out[102]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(38),
      I1 => Q(6),
      I2 => add_const_state_0(5),
      O => \state_out_reg[127]\(44)
    );
\state_out[103]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(39),
      I1 => Q(7),
      I2 => add_const_state_0(6),
      O => \state_out_reg[127]\(45)
    );
\state_out[104]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(40),
      I1 => Q(8),
      I2 => add_const_state_0(7),
      O => \state_out_reg[127]\(46)
    );
\state_out[105]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(41),
      I1 => Q(9),
      I2 => add_const_state_0(8),
      O => \state_out_reg[127]\(47)
    );
\state_out[106]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(42),
      I1 => Q(10),
      I2 => add_const_state_0(9),
      O => \state_out_reg[127]\(48)
    );
\state_out[107]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(43),
      I1 => Q(11),
      I2 => add_const_state_0(10),
      O => \state_out_reg[127]\(49)
    );
\state_out[108]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(44),
      I1 => Q(12),
      I2 => add_const_state_0(11),
      O => \state_out_reg[127]\(50)
    );
\state_out[109]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(45),
      I1 => Q(13),
      I2 => add_const_state_0(12),
      O => \state_out_reg[127]\(51)
    );
\state_out[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => \round_state[6]\(36),
      I2 => add_const_state(36),
      O => D(8)
    );
\state_out[110]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(46),
      I1 => Q(14),
      I2 => add_const_state_0(13),
      O => \state_out_reg[127]\(52)
    );
\state_out[111]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(47),
      I1 => Q(15),
      I2 => add_const_state_0(14),
      O => \state_out_reg[127]\(53)
    );
\state_out[112]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(48),
      I1 => Q(16),
      I2 => add_const_state_0(15),
      O => \state_out_reg[127]\(54)
    );
\state_out[113]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(49),
      I1 => Q(17),
      I2 => add_const_state_0(16),
      O => \state_out_reg[127]\(55)
    );
\state_out[114]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(50),
      I1 => Q(18),
      I2 => add_const_state_0(17),
      O => \state_out_reg[127]\(56)
    );
\state_out[115]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(51),
      I1 => Q(19),
      I2 => add_const_state_0(18),
      O => \state_out_reg[127]\(57)
    );
\state_out[116]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(52),
      I1 => Q(20),
      I2 => add_const_state_0(19),
      O => \state_out_reg[127]\(58)
    );
\state_out[117]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(53),
      I1 => Q(21),
      I2 => add_const_state_0(20),
      O => \state_out_reg[127]\(59)
    );
\state_out[118]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(54),
      I1 => Q(22),
      I2 => add_const_state_0(21),
      O => \state_out_reg[127]\(60)
    );
\state_out[119]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(55),
      I1 => Q(23),
      I2 => add_const_state_0(22),
      O => \state_out_reg[127]\(61)
    );
\state_out[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => \round_state[6]\(37),
      I2 => add_const_state(37),
      O => D(9)
    );
\state_out[120]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(56),
      I1 => Q(24),
      I2 => add_const_state_0(23),
      O => \state_out_reg[127]\(62)
    );
\state_out[121]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(57),
      I1 => Q(25),
      I2 => add_const_state_0(24),
      O => \state_out_reg[127]\(63)
    );
\state_out[122]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(58),
      I1 => Q(26),
      I2 => add_const_state_0(25),
      O => \state_out_reg[127]\(64)
    );
\state_out[123]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(59),
      I1 => Q(27),
      I2 => add_const_state_0(26),
      O => \state_out_reg[127]\(65)
    );
\state_out[124]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(60),
      I1 => Q(28),
      I2 => add_const_state_0(27),
      O => \state_out_reg[127]\(66)
    );
\state_out[125]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(61),
      I1 => Q(29),
      I2 => add_const_state_0(28),
      O => \state_out_reg[127]\(67)
    );
\state_out[126]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(62),
      I1 => Q(30),
      I2 => add_const_state_0(29),
      O => \state_out_reg[127]\(68)
    );
\state_out[127]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(63),
      I1 => Q(31),
      I2 => add_const_state_0(30),
      O => \state_out_reg[127]\(69)
    );
\state_out[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => \round_state[6]\(38),
      I2 => add_const_state(38),
      O => D(10)
    );
\state_out[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => \round_state[6]\(39),
      I2 => add_const_state(39),
      O => D(11)
    );
\state_out[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => \round_state[6]\(40),
      I2 => add_const_state(40),
      O => D(12)
    );
\state_out[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => \round_state[6]\(41),
      I2 => add_const_state(41),
      O => D(13)
    );
\state_out[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(14),
      I1 => \round_state[6]\(42),
      I2 => add_const_state(42),
      O => D(14)
    );
\state_out[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => \round_state[6]\(43),
      I2 => add_const_state(43),
      O => D(15)
    );
\state_out[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => \round_state[6]\(44),
      I2 => add_const_state(44),
      O => D(16)
    );
\state_out[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => \round_state[6]\(45),
      I2 => add_const_state(45),
      O => D(17)
    );
\state_out[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => \round_state[6]\(46),
      I2 => add_const_state(46),
      O => D(18)
    );
\state_out[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => \round_state[6]\(47),
      I2 => add_const_state(47),
      O => D(19)
    );
\state_out[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => \round_state[6]\(48),
      I2 => add_const_state(48),
      O => D(20)
    );
\state_out[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => \round_state[6]\(49),
      I2 => add_const_state(49),
      O => D(21)
    );
\state_out[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(22),
      I1 => \round_state[6]\(50),
      I2 => add_const_state(50),
      O => D(22)
    );
\state_out[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => \round_state[6]\(51),
      I2 => add_const_state(51),
      O => D(23)
    );
\state_out[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => \round_state[6]\(52),
      I2 => add_const_state(52),
      O => D(24)
    );
\state_out[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => \round_state[6]\(53),
      I2 => add_const_state(53),
      O => D(25)
    );
\state_out[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => \round_state[6]\(54),
      I2 => add_const_state(54),
      O => D(26)
    );
\state_out[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => \round_state[6]\(55),
      I2 => add_const_state(55),
      O => D(27)
    );
\state_out[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => Q(61),
      I2 => add_const_state_0(60),
      O => \state_out_reg[127]\(0)
    );
\state_out[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => \round_state[6]\(28),
      I2 => add_const_state(28),
      O => D(0)
    );
\state_out[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => Q(62),
      I2 => add_const_state_0(61),
      O => \state_out_reg[127]\(1)
    );
\state_out[31]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => Q(63),
      I2 => add_const_state_0(62),
      O => \state_out_reg[127]\(2)
    );
\state_out[32]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => CO(0),
      I2 => Q(0),
      O => \state_out_reg[127]\(3)
    );
\state_out[34]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(0),
      I2 => \round_state[6]\(0),
      O => D(28)
    );
\state_out[35]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(1),
      I2 => \round_state[6]\(1),
      O => D(29)
    );
\state_out[36]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(2),
      I2 => \round_state[6]\(2),
      O => D(30)
    );
\state_out[37]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(3),
      I2 => \round_state[6]\(3),
      O => D(31)
    );
\state_out[38]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(4),
      I2 => \round_state[6]\(4),
      O => D(32)
    );
\state_out[39]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(5),
      I2 => \round_state[6]\(5),
      O => D(33)
    );
\state_out[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => \round_state[6]\(29),
      I2 => add_const_state(29),
      O => D(1)
    );
\state_out[40]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(6),
      I2 => \round_state[6]\(6),
      O => D(34)
    );
\state_out[41]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(7),
      I2 => \round_state[6]\(7),
      O => D(35)
    );
\state_out[42]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(8),
      I2 => \round_state[6]\(8),
      O => D(36)
    );
\state_out[43]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(9),
      I2 => \round_state[6]\(9),
      O => D(37)
    );
\state_out[44]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(10),
      I2 => \round_state[6]\(10),
      O => D(38)
    );
\state_out[45]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(11),
      I2 => \round_state[6]\(11),
      O => D(39)
    );
\state_out[46]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(12),
      I2 => \round_state[6]\(12),
      O => D(40)
    );
\state_out[47]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(13),
      I2 => \round_state[6]\(13),
      O => D(41)
    );
\state_out[48]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(14),
      I2 => \round_state[6]\(14),
      O => D(42)
    );
\state_out[49]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(15),
      I2 => \round_state[6]\(15),
      O => D(43)
    );
\state_out[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => \round_state[6]\(30),
      I2 => add_const_state(30),
      O => D(2)
    );
\state_out[50]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(16),
      I2 => \round_state[6]\(16),
      O => D(44)
    );
\state_out[51]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(17),
      I2 => \round_state[6]\(17),
      O => D(45)
    );
\state_out[52]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(18),
      I2 => \round_state[6]\(18),
      O => D(46)
    );
\state_out[53]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(19),
      I2 => \round_state[6]\(19),
      O => D(47)
    );
\state_out[54]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(48),
      I1 => add_const_state(20),
      I2 => \round_state[6]\(20),
      O => D(48)
    );
\state_out[55]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(49),
      I1 => add_const_state(21),
      I2 => \round_state[6]\(21),
      O => D(49)
    );
\state_out[56]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(50),
      I1 => add_const_state(22),
      I2 => \round_state[6]\(22),
      O => D(50)
    );
\state_out[57]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(51),
      I1 => add_const_state(23),
      I2 => \round_state[6]\(23),
      O => D(51)
    );
\state_out[58]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(52),
      I1 => add_const_state(24),
      I2 => \round_state[6]\(24),
      O => D(52)
    );
\state_out[59]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(53),
      I1 => add_const_state(25),
      I2 => \round_state[6]\(25),
      O => D(53)
    );
\state_out[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => \round_state[6]\(31),
      I2 => add_const_state(31),
      O => D(3)
    );
\state_out[60]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(54),
      I1 => add_const_state(26),
      I2 => \round_state[6]\(26),
      O => D(54)
    );
\state_out[61]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(55),
      I1 => add_const_state(27),
      I2 => \round_state[6]\(27),
      O => D(55)
    );
\state_out[61]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(60),
      I1 => add_const_state_0(28),
      I2 => Q(29),
      O => \state_out_reg[127]\(4)
    );
\state_out[62]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(61),
      I1 => add_const_state_0(29),
      I2 => Q(30),
      O => \state_out_reg[127]\(5)
    );
\state_out[63]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(62),
      I1 => add_const_state_0(30),
      I2 => Q(31),
      O => \state_out_reg[127]\(6)
    );
\state_out[65]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(1),
      I1 => add_const_state_0(32),
      I2 => Q(33),
      O => \state_out_reg[127]\(7)
    );
\state_out[66]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(2),
      I1 => add_const_state_0(33),
      I2 => Q(34),
      O => \state_out_reg[127]\(8)
    );
\state_out[67]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(3),
      I1 => add_const_state_0(34),
      I2 => Q(35),
      O => \state_out_reg[127]\(9)
    );
\state_out[68]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(4),
      I1 => add_const_state_0(35),
      I2 => Q(36),
      O => \state_out_reg[127]\(10)
    );
\state_out[69]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(5),
      I1 => add_const_state_0(36),
      I2 => Q(37),
      O => \state_out_reg[127]\(11)
    );
\state_out[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => \round_state[6]\(32),
      I2 => add_const_state(32),
      O => D(4)
    );
\state_out[70]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(6),
      I1 => add_const_state_0(37),
      I2 => Q(38),
      O => \state_out_reg[127]\(12)
    );
\state_out[71]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(7),
      I1 => add_const_state_0(38),
      I2 => Q(39),
      O => \state_out_reg[127]\(13)
    );
\state_out[72]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(8),
      I1 => add_const_state_0(39),
      I2 => Q(40),
      O => \state_out_reg[127]\(14)
    );
\state_out[73]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(9),
      I1 => add_const_state_0(40),
      I2 => Q(41),
      O => \state_out_reg[127]\(15)
    );
\state_out[74]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(10),
      I1 => add_const_state_0(41),
      I2 => Q(42),
      O => \state_out_reg[127]\(16)
    );
\state_out[75]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(11),
      I1 => add_const_state_0(42),
      I2 => Q(43),
      O => \state_out_reg[127]\(17)
    );
\state_out[76]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(12),
      I1 => add_const_state_0(43),
      I2 => Q(44),
      O => \state_out_reg[127]\(18)
    );
\state_out[77]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(13),
      I1 => add_const_state_0(44),
      I2 => Q(45),
      O => \state_out_reg[127]\(19)
    );
\state_out[78]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(14),
      I1 => add_const_state_0(45),
      I2 => Q(46),
      O => \state_out_reg[127]\(20)
    );
\state_out[79]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(15),
      I1 => add_const_state_0(46),
      I2 => Q(47),
      O => \state_out_reg[127]\(21)
    );
\state_out[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => \round_state[6]\(33),
      I2 => add_const_state(33),
      O => D(5)
    );
\state_out[80]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(16),
      I1 => add_const_state_0(47),
      I2 => Q(48),
      O => \state_out_reg[127]\(22)
    );
\state_out[81]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(17),
      I1 => add_const_state_0(48),
      I2 => Q(49),
      O => \state_out_reg[127]\(23)
    );
\state_out[82]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(18),
      I1 => add_const_state_0(49),
      I2 => Q(50),
      O => \state_out_reg[127]\(24)
    );
\state_out[83]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(19),
      I1 => add_const_state_0(50),
      I2 => Q(51),
      O => \state_out_reg[127]\(25)
    );
\state_out[84]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(20),
      I1 => add_const_state_0(51),
      I2 => Q(52),
      O => \state_out_reg[127]\(26)
    );
\state_out[85]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(21),
      I1 => add_const_state_0(52),
      I2 => Q(53),
      O => \state_out_reg[127]\(27)
    );
\state_out[86]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(22),
      I1 => add_const_state_0(53),
      I2 => Q(54),
      O => \state_out_reg[127]\(28)
    );
\state_out[87]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(23),
      I1 => add_const_state_0(54),
      I2 => Q(55),
      O => \state_out_reg[127]\(29)
    );
\state_out[88]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(24),
      I1 => add_const_state_0(55),
      I2 => Q(56),
      O => \state_out_reg[127]\(30)
    );
\state_out[89]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(25),
      I1 => add_const_state_0(56),
      I2 => Q(57),
      O => \state_out_reg[127]\(31)
    );
\state_out[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(6),
      I1 => \round_state[6]\(34),
      I2 => add_const_state(34),
      O => D(6)
    );
\state_out[90]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(26),
      I1 => add_const_state_0(57),
      I2 => Q(58),
      O => \state_out_reg[127]\(32)
    );
\state_out[91]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(27),
      I1 => add_const_state_0(58),
      I2 => Q(59),
      O => \state_out_reg[127]\(33)
    );
\state_out[92]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(28),
      I1 => add_const_state_0(59),
      I2 => Q(60),
      O => \state_out_reg[127]\(34)
    );
\state_out[93]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(29),
      I1 => add_const_state_0(60),
      I2 => Q(61),
      O => \state_out_reg[127]\(35)
    );
\state_out[94]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(30),
      I1 => add_const_state_0(61),
      I2 => Q(62),
      O => \state_out_reg[127]\(36)
    );
\state_out[95]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(31),
      I1 => add_const_state_0(62),
      I2 => Q(63),
      O => \state_out_reg[127]\(37)
    );
\state_out[96]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Q(32),
      I1 => Q(0),
      I2 => CO(0),
      O => \state_out_reg[127]\(38)
    );
\state_out[97]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(33),
      I1 => Q(1),
      I2 => add_const_state_0(0),
      O => \state_out_reg[127]\(39)
    );
\state_out[98]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(34),
      I1 => Q(2),
      I2 => add_const_state_0(1),
      O => \state_out_reg[127]\(40)
    );
\state_out[99]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(35),
      I1 => Q(3),
      I2 => add_const_state_0(2),
      O => \state_out_reg[127]\(41)
    );
\state_out[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => \round_state[6]\(35),
      I2 => add_const_state(35),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[127]\ : out STD_LOGIC_VECTOR ( 68 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[29]\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_15 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_15;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_15 is
begin
\state_out[100]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(37),
      I1 => Q(5),
      I2 => add_const_state_0(2),
      O => \state_out_reg[127]\(41)
    );
\state_out[101]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(38),
      I1 => Q(6),
      I2 => add_const_state_0(3),
      O => \state_out_reg[127]\(42)
    );
\state_out[102]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(39),
      I1 => Q(7),
      I2 => add_const_state_0(4),
      O => \state_out_reg[127]\(43)
    );
\state_out[103]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(40),
      I1 => Q(8),
      I2 => add_const_state_0(5),
      O => \state_out_reg[127]\(44)
    );
\state_out[104]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(41),
      I1 => Q(9),
      I2 => add_const_state_0(6),
      O => \state_out_reg[127]\(45)
    );
\state_out[105]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(42),
      I1 => Q(10),
      I2 => add_const_state_0(7),
      O => \state_out_reg[127]\(46)
    );
\state_out[106]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(43),
      I1 => Q(11),
      I2 => add_const_state_0(8),
      O => \state_out_reg[127]\(47)
    );
\state_out[107]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(44),
      I1 => Q(12),
      I2 => add_const_state_0(9),
      O => \state_out_reg[127]\(48)
    );
\state_out[108]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(45),
      I1 => Q(13),
      I2 => add_const_state_0(10),
      O => \state_out_reg[127]\(49)
    );
\state_out[109]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(46),
      I1 => Q(14),
      I2 => add_const_state_0(11),
      O => \state_out_reg[127]\(50)
    );
\state_out[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => \state_out_reg[29]\(36),
      I2 => add_const_state(36),
      O => D(8)
    );
\state_out[110]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(47),
      I1 => Q(15),
      I2 => add_const_state_0(12),
      O => \state_out_reg[127]\(51)
    );
\state_out[111]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(48),
      I1 => Q(16),
      I2 => add_const_state_0(13),
      O => \state_out_reg[127]\(52)
    );
\state_out[112]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(49),
      I1 => Q(17),
      I2 => add_const_state_0(14),
      O => \state_out_reg[127]\(53)
    );
\state_out[113]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(50),
      I1 => Q(18),
      I2 => add_const_state_0(15),
      O => \state_out_reg[127]\(54)
    );
\state_out[114]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(51),
      I1 => Q(19),
      I2 => add_const_state_0(16),
      O => \state_out_reg[127]\(55)
    );
\state_out[115]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(52),
      I1 => Q(20),
      I2 => add_const_state_0(17),
      O => \state_out_reg[127]\(56)
    );
\state_out[116]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(53),
      I1 => Q(21),
      I2 => add_const_state_0(18),
      O => \state_out_reg[127]\(57)
    );
\state_out[117]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(54),
      I1 => Q(22),
      I2 => add_const_state_0(19),
      O => \state_out_reg[127]\(58)
    );
\state_out[118]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(55),
      I1 => Q(23),
      I2 => add_const_state_0(20),
      O => \state_out_reg[127]\(59)
    );
\state_out[119]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(56),
      I1 => Q(24),
      I2 => add_const_state_0(21),
      O => \state_out_reg[127]\(60)
    );
\state_out[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => \state_out_reg[29]\(37),
      I2 => add_const_state(37),
      O => D(9)
    );
\state_out[120]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(57),
      I1 => Q(25),
      I2 => add_const_state_0(22),
      O => \state_out_reg[127]\(61)
    );
\state_out[121]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(58),
      I1 => Q(26),
      I2 => add_const_state_0(23),
      O => \state_out_reg[127]\(62)
    );
\state_out[122]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(59),
      I1 => Q(27),
      I2 => add_const_state_0(24),
      O => \state_out_reg[127]\(63)
    );
\state_out[123]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(60),
      I1 => Q(28),
      I2 => add_const_state_0(25),
      O => \state_out_reg[127]\(64)
    );
\state_out[124]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(61),
      I1 => Q(29),
      I2 => add_const_state_0(26),
      O => \state_out_reg[127]\(65)
    );
\state_out[125]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(62),
      I1 => Q(30),
      I2 => add_const_state_0(27),
      O => \state_out_reg[127]\(66)
    );
\state_out[126]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(63),
      I1 => Q(31),
      I2 => add_const_state_0(28),
      O => \state_out_reg[127]\(67)
    );
\state_out[127]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(64),
      I1 => Q(32),
      I2 => add_const_state_0(29),
      O => \state_out_reg[127]\(68)
    );
\state_out[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => \state_out_reg[29]\(38),
      I2 => add_const_state(38),
      O => D(10)
    );
\state_out[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => \state_out_reg[29]\(39),
      I2 => add_const_state(39),
      O => D(11)
    );
\state_out[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => \state_out_reg[29]\(40),
      I2 => add_const_state(40),
      O => D(12)
    );
\state_out[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => \state_out_reg[29]\(41),
      I2 => add_const_state(41),
      O => D(13)
    );
\state_out[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(14),
      I1 => \state_out_reg[29]\(42),
      I2 => add_const_state(42),
      O => D(14)
    );
\state_out[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => \state_out_reg[29]\(43),
      I2 => add_const_state(43),
      O => D(15)
    );
\state_out[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => \state_out_reg[29]\(44),
      I2 => add_const_state(44),
      O => D(16)
    );
\state_out[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => \state_out_reg[29]\(45),
      I2 => add_const_state(45),
      O => D(17)
    );
\state_out[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => \state_out_reg[29]\(46),
      I2 => add_const_state(46),
      O => D(18)
    );
\state_out[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => \state_out_reg[29]\(47),
      I2 => add_const_state(47),
      O => D(19)
    );
\state_out[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => \state_out_reg[29]\(48),
      I2 => add_const_state(48),
      O => D(20)
    );
\state_out[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => \state_out_reg[29]\(49),
      I2 => add_const_state(49),
      O => D(21)
    );
\state_out[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(22),
      I1 => \state_out_reg[29]\(50),
      I2 => add_const_state(50),
      O => D(22)
    );
\state_out[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => \state_out_reg[29]\(51),
      I2 => add_const_state(51),
      O => D(23)
    );
\state_out[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => \state_out_reg[29]\(52),
      I2 => add_const_state(52),
      O => D(24)
    );
\state_out[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => \state_out_reg[29]\(53),
      I2 => add_const_state(53),
      O => D(25)
    );
\state_out[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => \state_out_reg[29]\(54),
      I2 => add_const_state(54),
      O => D(26)
    );
\state_out[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => \state_out_reg[29]\(55),
      I2 => add_const_state(55),
      O => D(27)
    );
\state_out[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => \state_out_reg[29]\(28),
      I2 => add_const_state(28),
      O => D(0)
    );
\state_out[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => Q(63),
      I2 => add_const_state_0(60),
      O => \state_out_reg[127]\(0)
    );
\state_out[31]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => Q(64),
      I2 => add_const_state_0(61),
      O => \state_out_reg[127]\(1)
    );
\state_out[32]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => Q(0),
      I2 => \state_out_reg[96]\(0),
      O => \state_out_reg[127]\(2)
    );
\state_out[33]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => Q(2),
      I2 => Q(1),
      O => \state_out_reg[127]\(3)
    );
\state_out[34]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(0),
      I2 => \state_out_reg[29]\(0),
      O => D(28)
    );
\state_out[35]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(1),
      I2 => \state_out_reg[29]\(1),
      O => D(29)
    );
\state_out[36]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(2),
      I2 => \state_out_reg[29]\(2),
      O => D(30)
    );
\state_out[37]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(3),
      I2 => \state_out_reg[29]\(3),
      O => D(31)
    );
\state_out[38]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(4),
      I2 => \state_out_reg[29]\(4),
      O => D(32)
    );
\state_out[39]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(5),
      I2 => \state_out_reg[29]\(5),
      O => D(33)
    );
\state_out[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => \state_out_reg[29]\(29),
      I2 => add_const_state(29),
      O => D(1)
    );
\state_out[40]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(6),
      I2 => \state_out_reg[29]\(6),
      O => D(34)
    );
\state_out[41]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(7),
      I2 => \state_out_reg[29]\(7),
      O => D(35)
    );
\state_out[42]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(8),
      I2 => \state_out_reg[29]\(8),
      O => D(36)
    );
\state_out[43]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(9),
      I2 => \state_out_reg[29]\(9),
      O => D(37)
    );
\state_out[44]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(10),
      I2 => \state_out_reg[29]\(10),
      O => D(38)
    );
\state_out[45]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(11),
      I2 => \state_out_reg[29]\(11),
      O => D(39)
    );
\state_out[46]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(12),
      I2 => \state_out_reg[29]\(12),
      O => D(40)
    );
\state_out[47]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(13),
      I2 => \state_out_reg[29]\(13),
      O => D(41)
    );
\state_out[48]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(14),
      I2 => \state_out_reg[29]\(14),
      O => D(42)
    );
\state_out[49]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(15),
      I2 => \state_out_reg[29]\(15),
      O => D(43)
    );
\state_out[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => \state_out_reg[29]\(30),
      I2 => add_const_state(30),
      O => D(2)
    );
\state_out[50]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(16),
      I2 => \state_out_reg[29]\(16),
      O => D(44)
    );
\state_out[51]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(17),
      I2 => \state_out_reg[29]\(17),
      O => D(45)
    );
\state_out[52]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(18),
      I2 => \state_out_reg[29]\(18),
      O => D(46)
    );
\state_out[53]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(19),
      I2 => \state_out_reg[29]\(19),
      O => D(47)
    );
\state_out[54]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(48),
      I1 => add_const_state(20),
      I2 => \state_out_reg[29]\(20),
      O => D(48)
    );
\state_out[55]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(49),
      I1 => add_const_state(21),
      I2 => \state_out_reg[29]\(21),
      O => D(49)
    );
\state_out[56]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(50),
      I1 => add_const_state(22),
      I2 => \state_out_reg[29]\(22),
      O => D(50)
    );
\state_out[57]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(51),
      I1 => add_const_state(23),
      I2 => \state_out_reg[29]\(23),
      O => D(51)
    );
\state_out[58]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(52),
      I1 => add_const_state(24),
      I2 => \state_out_reg[29]\(24),
      O => D(52)
    );
\state_out[59]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(53),
      I1 => add_const_state(25),
      I2 => \state_out_reg[29]\(25),
      O => D(53)
    );
\state_out[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => \state_out_reg[29]\(31),
      I2 => add_const_state(31),
      O => D(3)
    );
\state_out[60]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(54),
      I1 => add_const_state(26),
      I2 => \state_out_reg[29]\(26),
      O => D(54)
    );
\state_out[61]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(55),
      I1 => add_const_state(27),
      I2 => \state_out_reg[29]\(27),
      O => D(55)
    );
\state_out[62]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(60),
      I1 => add_const_state_0(28),
      I2 => Q(31),
      O => \state_out_reg[127]\(4)
    );
\state_out[63]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(61),
      I1 => add_const_state_0(29),
      I2 => Q(32),
      O => \state_out_reg[127]\(5)
    );
\state_out[65]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(2),
      I1 => add_const_state_0(31),
      I2 => Q(34),
      O => \state_out_reg[127]\(6)
    );
\state_out[66]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(3),
      I1 => add_const_state_0(32),
      I2 => Q(35),
      O => \state_out_reg[127]\(7)
    );
\state_out[67]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(4),
      I1 => add_const_state_0(33),
      I2 => Q(36),
      O => \state_out_reg[127]\(8)
    );
\state_out[68]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(5),
      I1 => add_const_state_0(34),
      I2 => Q(37),
      O => \state_out_reg[127]\(9)
    );
\state_out[69]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(6),
      I1 => add_const_state_0(35),
      I2 => Q(38),
      O => \state_out_reg[127]\(10)
    );
\state_out[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => \state_out_reg[29]\(32),
      I2 => add_const_state(32),
      O => D(4)
    );
\state_out[70]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(7),
      I1 => add_const_state_0(36),
      I2 => Q(39),
      O => \state_out_reg[127]\(11)
    );
\state_out[71]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(8),
      I1 => add_const_state_0(37),
      I2 => Q(40),
      O => \state_out_reg[127]\(12)
    );
\state_out[72]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(9),
      I1 => add_const_state_0(38),
      I2 => Q(41),
      O => \state_out_reg[127]\(13)
    );
\state_out[73]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(10),
      I1 => add_const_state_0(39),
      I2 => Q(42),
      O => \state_out_reg[127]\(14)
    );
\state_out[74]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(11),
      I1 => add_const_state_0(40),
      I2 => Q(43),
      O => \state_out_reg[127]\(15)
    );
\state_out[75]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(12),
      I1 => add_const_state_0(41),
      I2 => Q(44),
      O => \state_out_reg[127]\(16)
    );
\state_out[76]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(13),
      I1 => add_const_state_0(42),
      I2 => Q(45),
      O => \state_out_reg[127]\(17)
    );
\state_out[77]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(14),
      I1 => add_const_state_0(43),
      I2 => Q(46),
      O => \state_out_reg[127]\(18)
    );
\state_out[78]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(15),
      I1 => add_const_state_0(44),
      I2 => Q(47),
      O => \state_out_reg[127]\(19)
    );
\state_out[79]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(16),
      I1 => add_const_state_0(45),
      I2 => Q(48),
      O => \state_out_reg[127]\(20)
    );
\state_out[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => \state_out_reg[29]\(33),
      I2 => add_const_state(33),
      O => D(5)
    );
\state_out[80]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(17),
      I1 => add_const_state_0(46),
      I2 => Q(49),
      O => \state_out_reg[127]\(21)
    );
\state_out[81]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(18),
      I1 => add_const_state_0(47),
      I2 => Q(50),
      O => \state_out_reg[127]\(22)
    );
\state_out[82]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(19),
      I1 => add_const_state_0(48),
      I2 => Q(51),
      O => \state_out_reg[127]\(23)
    );
\state_out[83]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(20),
      I1 => add_const_state_0(49),
      I2 => Q(52),
      O => \state_out_reg[127]\(24)
    );
\state_out[84]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(21),
      I1 => add_const_state_0(50),
      I2 => Q(53),
      O => \state_out_reg[127]\(25)
    );
\state_out[85]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(22),
      I1 => add_const_state_0(51),
      I2 => Q(54),
      O => \state_out_reg[127]\(26)
    );
\state_out[86]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(23),
      I1 => add_const_state_0(52),
      I2 => Q(55),
      O => \state_out_reg[127]\(27)
    );
\state_out[87]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(24),
      I1 => add_const_state_0(53),
      I2 => Q(56),
      O => \state_out_reg[127]\(28)
    );
\state_out[88]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(25),
      I1 => add_const_state_0(54),
      I2 => Q(57),
      O => \state_out_reg[127]\(29)
    );
\state_out[89]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(26),
      I1 => add_const_state_0(55),
      I2 => Q(58),
      O => \state_out_reg[127]\(30)
    );
\state_out[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(6),
      I1 => \state_out_reg[29]\(34),
      I2 => add_const_state(34),
      O => D(6)
    );
\state_out[90]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(27),
      I1 => add_const_state_0(56),
      I2 => Q(59),
      O => \state_out_reg[127]\(31)
    );
\state_out[91]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(28),
      I1 => add_const_state_0(57),
      I2 => Q(60),
      O => \state_out_reg[127]\(32)
    );
\state_out[92]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(29),
      I1 => add_const_state_0(58),
      I2 => Q(61),
      O => \state_out_reg[127]\(33)
    );
\state_out[93]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(30),
      I1 => add_const_state_0(59),
      I2 => Q(62),
      O => \state_out_reg[127]\(34)
    );
\state_out[94]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(31),
      I1 => add_const_state_0(60),
      I2 => Q(63),
      O => \state_out_reg[127]\(35)
    );
\state_out[95]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(32),
      I1 => add_const_state_0(61),
      I2 => Q(64),
      O => \state_out_reg[127]\(36)
    );
\state_out[96]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(33),
      I1 => \state_out_reg[96]\(0),
      I2 => Q(0),
      O => \state_out_reg[127]\(37)
    );
\state_out[97]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Q(34),
      I1 => Q(1),
      I2 => Q(2),
      O => \state_out_reg[127]\(38)
    );
\state_out[98]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(35),
      I1 => Q(3),
      I2 => add_const_state_0(0),
      O => \state_out_reg[127]\(39)
    );
\state_out[99]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(36),
      I1 => Q(4),
      I2 => add_const_state_0(1),
      O => \state_out_reg[127]\(40)
    );
\state_out[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => \state_out_reg[29]\(35),
      I2 => add_const_state(35),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[127]\ : out STD_LOGIC_VECTOR ( 68 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 55 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 55 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_out_reg[31]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_17 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_17;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_17 is
begin
\state_out[100]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(37),
      I1 => \state_out_reg[31]\(5),
      I2 => add_const_state_0(2),
      O => \state_out_reg[127]\(41)
    );
\state_out[101]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(38),
      I1 => \state_out_reg[31]\(6),
      I2 => add_const_state_0(3),
      O => \state_out_reg[127]\(42)
    );
\state_out[102]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(39),
      I1 => \state_out_reg[31]\(7),
      I2 => add_const_state_0(4),
      O => \state_out_reg[127]\(43)
    );
\state_out[103]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(40),
      I1 => \state_out_reg[31]\(8),
      I2 => add_const_state_0(5),
      O => \state_out_reg[127]\(44)
    );
\state_out[104]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(41),
      I1 => \state_out_reg[31]\(9),
      I2 => add_const_state_0(6),
      O => \state_out_reg[127]\(45)
    );
\state_out[105]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(42),
      I1 => \state_out_reg[31]\(10),
      I2 => add_const_state_0(7),
      O => \state_out_reg[127]\(46)
    );
\state_out[106]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(43),
      I1 => \state_out_reg[31]\(11),
      I2 => add_const_state_0(8),
      O => \state_out_reg[127]\(47)
    );
\state_out[107]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(44),
      I1 => \state_out_reg[31]\(12),
      I2 => add_const_state_0(9),
      O => \state_out_reg[127]\(48)
    );
\state_out[108]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(45),
      I1 => \state_out_reg[31]\(13),
      I2 => add_const_state_0(10),
      O => \state_out_reg[127]\(49)
    );
\state_out[109]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(46),
      I1 => \state_out_reg[31]\(14),
      I2 => add_const_state_0(11),
      O => \state_out_reg[127]\(50)
    );
\state_out[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => Q(37),
      I2 => add_const_state(37),
      O => D(9)
    );
\state_out[110]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(47),
      I1 => \state_out_reg[31]\(15),
      I2 => add_const_state_0(12),
      O => \state_out_reg[127]\(51)
    );
\state_out[111]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(48),
      I1 => \state_out_reg[31]\(16),
      I2 => add_const_state_0(13),
      O => \state_out_reg[127]\(52)
    );
\state_out[112]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(49),
      I1 => \state_out_reg[31]\(17),
      I2 => add_const_state_0(14),
      O => \state_out_reg[127]\(53)
    );
\state_out[113]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(50),
      I1 => \state_out_reg[31]\(18),
      I2 => add_const_state_0(15),
      O => \state_out_reg[127]\(54)
    );
\state_out[114]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(51),
      I1 => \state_out_reg[31]\(19),
      I2 => add_const_state_0(16),
      O => \state_out_reg[127]\(55)
    );
\state_out[115]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(52),
      I1 => \state_out_reg[31]\(20),
      I2 => add_const_state_0(17),
      O => \state_out_reg[127]\(56)
    );
\state_out[116]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(53),
      I1 => \state_out_reg[31]\(21),
      I2 => add_const_state_0(18),
      O => \state_out_reg[127]\(57)
    );
\state_out[117]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(54),
      I1 => \state_out_reg[31]\(22),
      I2 => add_const_state_0(19),
      O => \state_out_reg[127]\(58)
    );
\state_out[118]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(55),
      I1 => \state_out_reg[31]\(23),
      I2 => add_const_state_0(20),
      O => \state_out_reg[127]\(59)
    );
\state_out[119]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(56),
      I1 => \state_out_reg[31]\(24),
      I2 => add_const_state_0(21),
      O => \state_out_reg[127]\(60)
    );
\state_out[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => Q(38),
      I2 => add_const_state(38),
      O => D(10)
    );
\state_out[120]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(57),
      I1 => \state_out_reg[31]\(25),
      I2 => add_const_state_0(22),
      O => \state_out_reg[127]\(61)
    );
\state_out[121]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(58),
      I1 => \state_out_reg[31]\(26),
      I2 => add_const_state_0(23),
      O => \state_out_reg[127]\(62)
    );
\state_out[122]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(59),
      I1 => \state_out_reg[31]\(27),
      I2 => add_const_state_0(24),
      O => \state_out_reg[127]\(63)
    );
\state_out[123]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(60),
      I1 => \state_out_reg[31]\(28),
      I2 => add_const_state_0(25),
      O => \state_out_reg[127]\(64)
    );
\state_out[124]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(61),
      I1 => \state_out_reg[31]\(29),
      I2 => add_const_state_0(26),
      O => \state_out_reg[127]\(65)
    );
\state_out[125]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(62),
      I1 => \state_out_reg[31]\(30),
      I2 => add_const_state_0(27),
      O => \state_out_reg[127]\(66)
    );
\state_out[126]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(63),
      I1 => \state_out_reg[31]\(31),
      I2 => add_const_state_0(28),
      O => \state_out_reg[127]\(67)
    );
\state_out[127]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(64),
      I1 => \state_out_reg[31]\(32),
      I2 => add_const_state_0(29),
      O => \state_out_reg[127]\(68)
    );
\state_out[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => Q(39),
      I2 => add_const_state(39),
      O => D(11)
    );
\state_out[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => Q(40),
      I2 => add_const_state(40),
      O => D(12)
    );
\state_out[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => Q(41),
      I2 => add_const_state(41),
      O => D(13)
    );
\state_out[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(14),
      I1 => Q(42),
      I2 => add_const_state(42),
      O => D(14)
    );
\state_out[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => Q(43),
      I2 => add_const_state(43),
      O => D(15)
    );
\state_out[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => Q(44),
      I2 => add_const_state(44),
      O => D(16)
    );
\state_out[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => Q(45),
      I2 => add_const_state(45),
      O => D(17)
    );
\state_out[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => Q(46),
      I2 => add_const_state(46),
      O => D(18)
    );
\state_out[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => Q(28),
      I2 => add_const_state(28),
      O => D(0)
    );
\state_out[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => Q(47),
      I2 => add_const_state(47),
      O => D(19)
    );
\state_out[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => Q(48),
      I2 => add_const_state(48),
      O => D(20)
    );
\state_out[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => Q(49),
      I2 => add_const_state(49),
      O => D(21)
    );
\state_out[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(22),
      I1 => Q(50),
      I2 => add_const_state(50),
      O => D(22)
    );
\state_out[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => Q(51),
      I2 => add_const_state(51),
      O => D(23)
    );
\state_out[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => Q(52),
      I2 => add_const_state(52),
      O => D(24)
    );
\state_out[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => Q(53),
      I2 => add_const_state(53),
      O => D(25)
    );
\state_out[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => Q(54),
      I2 => add_const_state(54),
      O => D(26)
    );
\state_out[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => Q(55),
      I2 => add_const_state(55),
      O => D(27)
    );
\state_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => Q(29),
      I2 => add_const_state(29),
      O => D(1)
    );
\state_out[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => \state_out_reg[31]\(63),
      I2 => add_const_state_0(60),
      O => \state_out_reg[127]\(0)
    );
\state_out[31]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => \state_out_reg[31]\(64),
      I2 => add_const_state_0(61),
      O => \state_out_reg[127]\(1)
    );
\state_out[32]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => \state_out_reg[31]\(0),
      I2 => CO(0),
      O => \state_out_reg[127]\(2)
    );
\state_out[33]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(0),
      I2 => Q(0),
      O => D(28)
    );
\state_out[33]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => \state_out_reg[31]\(2),
      I2 => \state_out_reg[31]\(1),
      O => \state_out_reg[127]\(3)
    );
\state_out[34]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(1),
      I2 => Q(1),
      O => D(29)
    );
\state_out[35]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(2),
      I2 => Q(2),
      O => D(30)
    );
\state_out[36]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(3),
      I2 => Q(3),
      O => D(31)
    );
\state_out[37]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(4),
      I2 => Q(4),
      O => D(32)
    );
\state_out[38]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(5),
      I2 => Q(5),
      O => D(33)
    );
\state_out[39]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(6),
      I2 => Q(6),
      O => D(34)
    );
\state_out[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => Q(30),
      I2 => add_const_state(30),
      O => D(2)
    );
\state_out[40]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(7),
      I2 => Q(7),
      O => D(35)
    );
\state_out[41]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(8),
      I2 => Q(8),
      O => D(36)
    );
\state_out[42]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(9),
      I2 => Q(9),
      O => D(37)
    );
\state_out[43]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(10),
      I2 => Q(10),
      O => D(38)
    );
\state_out[44]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(11),
      I2 => Q(11),
      O => D(39)
    );
\state_out[45]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(12),
      I2 => Q(12),
      O => D(40)
    );
\state_out[46]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(13),
      I2 => Q(13),
      O => D(41)
    );
\state_out[47]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(14),
      I2 => Q(14),
      O => D(42)
    );
\state_out[48]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(15),
      I2 => Q(15),
      O => D(43)
    );
\state_out[49]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(16),
      I2 => Q(16),
      O => D(44)
    );
\state_out[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => Q(31),
      I2 => add_const_state(31),
      O => D(3)
    );
\state_out[50]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(17),
      I2 => Q(17),
      O => D(45)
    );
\state_out[51]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(18),
      I2 => Q(18),
      O => D(46)
    );
\state_out[52]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(19),
      I2 => Q(19),
      O => D(47)
    );
\state_out[53]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(48),
      I1 => add_const_state(20),
      I2 => Q(20),
      O => D(48)
    );
\state_out[54]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(49),
      I1 => add_const_state(21),
      I2 => Q(21),
      O => D(49)
    );
\state_out[55]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(50),
      I1 => add_const_state(22),
      I2 => Q(22),
      O => D(50)
    );
\state_out[56]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(51),
      I1 => add_const_state(23),
      I2 => Q(23),
      O => D(51)
    );
\state_out[57]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(52),
      I1 => add_const_state(24),
      I2 => Q(24),
      O => D(52)
    );
\state_out[58]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(53),
      I1 => add_const_state(25),
      I2 => Q(25),
      O => D(53)
    );
\state_out[59]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(54),
      I1 => add_const_state(26),
      I2 => Q(26),
      O => D(54)
    );
\state_out[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => Q(32),
      I2 => add_const_state(32),
      O => D(4)
    );
\state_out[60]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(55),
      I1 => add_const_state(27),
      I2 => Q(27),
      O => D(55)
    );
\state_out[62]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(60),
      I1 => add_const_state_0(28),
      I2 => \state_out_reg[31]\(31),
      O => \state_out_reg[127]\(4)
    );
\state_out[63]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(61),
      I1 => add_const_state_0(29),
      I2 => \state_out_reg[31]\(32),
      O => \state_out_reg[127]\(5)
    );
\state_out[65]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(2),
      I1 => add_const_state_0(31),
      I2 => \state_out_reg[31]\(34),
      O => \state_out_reg[127]\(6)
    );
\state_out[66]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(3),
      I1 => add_const_state_0(32),
      I2 => \state_out_reg[31]\(35),
      O => \state_out_reg[127]\(7)
    );
\state_out[67]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(4),
      I1 => add_const_state_0(33),
      I2 => \state_out_reg[31]\(36),
      O => \state_out_reg[127]\(8)
    );
\state_out[68]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(5),
      I1 => add_const_state_0(34),
      I2 => \state_out_reg[31]\(37),
      O => \state_out_reg[127]\(9)
    );
\state_out[69]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(6),
      I1 => add_const_state_0(35),
      I2 => \state_out_reg[31]\(38),
      O => \state_out_reg[127]\(10)
    );
\state_out[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => Q(33),
      I2 => add_const_state(33),
      O => D(5)
    );
\state_out[70]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(7),
      I1 => add_const_state_0(36),
      I2 => \state_out_reg[31]\(39),
      O => \state_out_reg[127]\(11)
    );
\state_out[71]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(8),
      I1 => add_const_state_0(37),
      I2 => \state_out_reg[31]\(40),
      O => \state_out_reg[127]\(12)
    );
\state_out[72]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(9),
      I1 => add_const_state_0(38),
      I2 => \state_out_reg[31]\(41),
      O => \state_out_reg[127]\(13)
    );
\state_out[73]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(10),
      I1 => add_const_state_0(39),
      I2 => \state_out_reg[31]\(42),
      O => \state_out_reg[127]\(14)
    );
\state_out[74]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(11),
      I1 => add_const_state_0(40),
      I2 => \state_out_reg[31]\(43),
      O => \state_out_reg[127]\(15)
    );
\state_out[75]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(12),
      I1 => add_const_state_0(41),
      I2 => \state_out_reg[31]\(44),
      O => \state_out_reg[127]\(16)
    );
\state_out[76]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(13),
      I1 => add_const_state_0(42),
      I2 => \state_out_reg[31]\(45),
      O => \state_out_reg[127]\(17)
    );
\state_out[77]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(14),
      I1 => add_const_state_0(43),
      I2 => \state_out_reg[31]\(46),
      O => \state_out_reg[127]\(18)
    );
\state_out[78]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(15),
      I1 => add_const_state_0(44),
      I2 => \state_out_reg[31]\(47),
      O => \state_out_reg[127]\(19)
    );
\state_out[79]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(16),
      I1 => add_const_state_0(45),
      I2 => \state_out_reg[31]\(48),
      O => \state_out_reg[127]\(20)
    );
\state_out[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(6),
      I1 => Q(34),
      I2 => add_const_state(34),
      O => D(6)
    );
\state_out[80]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(17),
      I1 => add_const_state_0(46),
      I2 => \state_out_reg[31]\(49),
      O => \state_out_reg[127]\(21)
    );
\state_out[81]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(18),
      I1 => add_const_state_0(47),
      I2 => \state_out_reg[31]\(50),
      O => \state_out_reg[127]\(22)
    );
\state_out[82]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(19),
      I1 => add_const_state_0(48),
      I2 => \state_out_reg[31]\(51),
      O => \state_out_reg[127]\(23)
    );
\state_out[83]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(20),
      I1 => add_const_state_0(49),
      I2 => \state_out_reg[31]\(52),
      O => \state_out_reg[127]\(24)
    );
\state_out[84]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(21),
      I1 => add_const_state_0(50),
      I2 => \state_out_reg[31]\(53),
      O => \state_out_reg[127]\(25)
    );
\state_out[85]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(22),
      I1 => add_const_state_0(51),
      I2 => \state_out_reg[31]\(54),
      O => \state_out_reg[127]\(26)
    );
\state_out[86]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(23),
      I1 => add_const_state_0(52),
      I2 => \state_out_reg[31]\(55),
      O => \state_out_reg[127]\(27)
    );
\state_out[87]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(24),
      I1 => add_const_state_0(53),
      I2 => \state_out_reg[31]\(56),
      O => \state_out_reg[127]\(28)
    );
\state_out[88]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(25),
      I1 => add_const_state_0(54),
      I2 => \state_out_reg[31]\(57),
      O => \state_out_reg[127]\(29)
    );
\state_out[89]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(26),
      I1 => add_const_state_0(55),
      I2 => \state_out_reg[31]\(58),
      O => \state_out_reg[127]\(30)
    );
\state_out[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => Q(35),
      I2 => add_const_state(35),
      O => D(7)
    );
\state_out[90]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(27),
      I1 => add_const_state_0(56),
      I2 => \state_out_reg[31]\(59),
      O => \state_out_reg[127]\(31)
    );
\state_out[91]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(28),
      I1 => add_const_state_0(57),
      I2 => \state_out_reg[31]\(60),
      O => \state_out_reg[127]\(32)
    );
\state_out[92]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(29),
      I1 => add_const_state_0(58),
      I2 => \state_out_reg[31]\(61),
      O => \state_out_reg[127]\(33)
    );
\state_out[93]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(30),
      I1 => add_const_state_0(59),
      I2 => \state_out_reg[31]\(62),
      O => \state_out_reg[127]\(34)
    );
\state_out[94]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(31),
      I1 => add_const_state_0(60),
      I2 => \state_out_reg[31]\(63),
      O => \state_out_reg[127]\(35)
    );
\state_out[95]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(32),
      I1 => add_const_state_0(61),
      I2 => \state_out_reg[31]\(64),
      O => \state_out_reg[127]\(36)
    );
\state_out[96]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(33),
      I1 => CO(0),
      I2 => \state_out_reg[31]\(0),
      O => \state_out_reg[127]\(37)
    );
\state_out[97]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \state_out_reg[31]\(34),
      I1 => \state_out_reg[31]\(1),
      I2 => \state_out_reg[31]\(2),
      O => \state_out_reg[127]\(38)
    );
\state_out[98]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(35),
      I1 => \state_out_reg[31]\(3),
      I2 => add_const_state_0(0),
      O => \state_out_reg[127]\(39)
    );
\state_out[99]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(36),
      I1 => \state_out_reg[31]\(4),
      I2 => add_const_state_0(1),
      O => \state_out_reg[127]\(40)
    );
\state_out[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => Q(36),
      I2 => add_const_state(36),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[127]\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[28]\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_19 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_19;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_19 is
begin
\state_out[100]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(36),
      I1 => Q(4),
      I2 => add_const_state_0(3),
      O => \state_out_reg[127]\(42)
    );
\state_out[101]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(37),
      I1 => Q(5),
      I2 => add_const_state_0(4),
      O => \state_out_reg[127]\(43)
    );
\state_out[102]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(38),
      I1 => Q(6),
      I2 => add_const_state_0(5),
      O => \state_out_reg[127]\(44)
    );
\state_out[103]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(39),
      I1 => Q(7),
      I2 => add_const_state_0(6),
      O => \state_out_reg[127]\(45)
    );
\state_out[104]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(40),
      I1 => Q(8),
      I2 => add_const_state_0(7),
      O => \state_out_reg[127]\(46)
    );
\state_out[105]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(41),
      I1 => Q(9),
      I2 => add_const_state_0(8),
      O => \state_out_reg[127]\(47)
    );
\state_out[106]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(42),
      I1 => Q(10),
      I2 => add_const_state_0(9),
      O => \state_out_reg[127]\(48)
    );
\state_out[107]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(43),
      I1 => Q(11),
      I2 => add_const_state_0(10),
      O => \state_out_reg[127]\(49)
    );
\state_out[108]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(44),
      I1 => Q(12),
      I2 => add_const_state_0(11),
      O => \state_out_reg[127]\(50)
    );
\state_out[109]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(45),
      I1 => Q(13),
      I2 => add_const_state_0(12),
      O => \state_out_reg[127]\(51)
    );
\state_out[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => \state_out_reg[28]\(37),
      I2 => add_const_state(37),
      O => D(9)
    );
\state_out[110]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(46),
      I1 => Q(14),
      I2 => add_const_state_0(13),
      O => \state_out_reg[127]\(52)
    );
\state_out[111]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(47),
      I1 => Q(15),
      I2 => add_const_state_0(14),
      O => \state_out_reg[127]\(53)
    );
\state_out[112]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(48),
      I1 => Q(16),
      I2 => add_const_state_0(15),
      O => \state_out_reg[127]\(54)
    );
\state_out[113]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(49),
      I1 => Q(17),
      I2 => add_const_state_0(16),
      O => \state_out_reg[127]\(55)
    );
\state_out[114]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(50),
      I1 => Q(18),
      I2 => add_const_state_0(17),
      O => \state_out_reg[127]\(56)
    );
\state_out[115]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(51),
      I1 => Q(19),
      I2 => add_const_state_0(18),
      O => \state_out_reg[127]\(57)
    );
\state_out[116]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(52),
      I1 => Q(20),
      I2 => add_const_state_0(19),
      O => \state_out_reg[127]\(58)
    );
\state_out[117]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(53),
      I1 => Q(21),
      I2 => add_const_state_0(20),
      O => \state_out_reg[127]\(59)
    );
\state_out[118]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(54),
      I1 => Q(22),
      I2 => add_const_state_0(21),
      O => \state_out_reg[127]\(60)
    );
\state_out[119]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(55),
      I1 => Q(23),
      I2 => add_const_state_0(22),
      O => \state_out_reg[127]\(61)
    );
\state_out[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => \state_out_reg[28]\(38),
      I2 => add_const_state(38),
      O => D(10)
    );
\state_out[120]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(56),
      I1 => Q(24),
      I2 => add_const_state_0(23),
      O => \state_out_reg[127]\(62)
    );
\state_out[121]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(57),
      I1 => Q(25),
      I2 => add_const_state_0(24),
      O => \state_out_reg[127]\(63)
    );
\state_out[122]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(58),
      I1 => Q(26),
      I2 => add_const_state_0(25),
      O => \state_out_reg[127]\(64)
    );
\state_out[123]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(59),
      I1 => Q(27),
      I2 => add_const_state_0(26),
      O => \state_out_reg[127]\(65)
    );
\state_out[124]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(60),
      I1 => Q(28),
      I2 => add_const_state_0(27),
      O => \state_out_reg[127]\(66)
    );
\state_out[125]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(61),
      I1 => Q(29),
      I2 => add_const_state_0(28),
      O => \state_out_reg[127]\(67)
    );
\state_out[126]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(62),
      I1 => Q(30),
      I2 => add_const_state_0(29),
      O => \state_out_reg[127]\(68)
    );
\state_out[127]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(63),
      I1 => Q(31),
      I2 => add_const_state_0(30),
      O => \state_out_reg[127]\(69)
    );
\state_out[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => \state_out_reg[28]\(39),
      I2 => add_const_state(39),
      O => D(11)
    );
\state_out[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => \state_out_reg[28]\(40),
      I2 => add_const_state(40),
      O => D(12)
    );
\state_out[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => \state_out_reg[28]\(41),
      I2 => add_const_state(41),
      O => D(13)
    );
\state_out[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(14),
      I1 => \state_out_reg[28]\(42),
      I2 => add_const_state(42),
      O => D(14)
    );
\state_out[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => \state_out_reg[28]\(43),
      I2 => add_const_state(43),
      O => D(15)
    );
\state_out[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => \state_out_reg[28]\(44),
      I2 => add_const_state(44),
      O => D(16)
    );
\state_out[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => \state_out_reg[28]\(45),
      I2 => add_const_state(45),
      O => D(17)
    );
\state_out[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => \state_out_reg[28]\(46),
      I2 => add_const_state(46),
      O => D(18)
    );
\state_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => \state_out_reg[28]\(28),
      I2 => add_const_state(28),
      O => D(0)
    );
\state_out[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => \state_out_reg[28]\(47),
      I2 => add_const_state(47),
      O => D(19)
    );
\state_out[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => \state_out_reg[28]\(48),
      I2 => add_const_state(48),
      O => D(20)
    );
\state_out[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => \state_out_reg[28]\(49),
      I2 => add_const_state(49),
      O => D(21)
    );
\state_out[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(22),
      I1 => \state_out_reg[28]\(50),
      I2 => add_const_state(50),
      O => D(22)
    );
\state_out[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => \state_out_reg[28]\(51),
      I2 => add_const_state(51),
      O => D(23)
    );
\state_out[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => \state_out_reg[28]\(52),
      I2 => add_const_state(52),
      O => D(24)
    );
\state_out[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => \state_out_reg[28]\(53),
      I2 => add_const_state(53),
      O => D(25)
    );
\state_out[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => \state_out_reg[28]\(54),
      I2 => add_const_state(54),
      O => D(26)
    );
\state_out[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => \state_out_reg[28]\(55),
      I2 => add_const_state(55),
      O => D(27)
    );
\state_out[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => Q(61),
      I2 => add_const_state_0(60),
      O => \state_out_reg[127]\(0)
    );
\state_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => \state_out_reg[28]\(29),
      I2 => add_const_state(29),
      O => D(1)
    );
\state_out[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => Q(62),
      I2 => add_const_state_0(61),
      O => \state_out_reg[127]\(1)
    );
\state_out[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => Q(63),
      I2 => add_const_state_0(62),
      O => \state_out_reg[127]\(2)
    );
\state_out[32]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => \state_out_reg[96]\(0),
      I2 => Q(0),
      O => \state_out_reg[127]\(3)
    );
\state_out[33]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(0),
      I2 => \state_out_reg[28]\(0),
      O => D(28)
    );
\state_out[34]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(1),
      I2 => \state_out_reg[28]\(1),
      O => D(29)
    );
\state_out[35]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(2),
      I2 => \state_out_reg[28]\(2),
      O => D(30)
    );
\state_out[36]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(3),
      I2 => \state_out_reg[28]\(3),
      O => D(31)
    );
\state_out[37]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(4),
      I2 => \state_out_reg[28]\(4),
      O => D(32)
    );
\state_out[38]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(5),
      I2 => \state_out_reg[28]\(5),
      O => D(33)
    );
\state_out[39]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(6),
      I2 => \state_out_reg[28]\(6),
      O => D(34)
    );
\state_out[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => \state_out_reg[28]\(30),
      I2 => add_const_state(30),
      O => D(2)
    );
\state_out[40]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(7),
      I2 => \state_out_reg[28]\(7),
      O => D(35)
    );
\state_out[41]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(8),
      I2 => \state_out_reg[28]\(8),
      O => D(36)
    );
\state_out[42]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(9),
      I2 => \state_out_reg[28]\(9),
      O => D(37)
    );
\state_out[43]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(10),
      I2 => \state_out_reg[28]\(10),
      O => D(38)
    );
\state_out[44]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(11),
      I2 => \state_out_reg[28]\(11),
      O => D(39)
    );
\state_out[45]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(12),
      I2 => \state_out_reg[28]\(12),
      O => D(40)
    );
\state_out[46]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(13),
      I2 => \state_out_reg[28]\(13),
      O => D(41)
    );
\state_out[47]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(14),
      I2 => \state_out_reg[28]\(14),
      O => D(42)
    );
\state_out[48]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(15),
      I2 => \state_out_reg[28]\(15),
      O => D(43)
    );
\state_out[49]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(16),
      I2 => \state_out_reg[28]\(16),
      O => D(44)
    );
\state_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => \state_out_reg[28]\(31),
      I2 => add_const_state(31),
      O => D(3)
    );
\state_out[50]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(17),
      I2 => \state_out_reg[28]\(17),
      O => D(45)
    );
\state_out[51]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(18),
      I2 => \state_out_reg[28]\(18),
      O => D(46)
    );
\state_out[52]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(19),
      I2 => \state_out_reg[28]\(19),
      O => D(47)
    );
\state_out[53]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(48),
      I1 => add_const_state(20),
      I2 => \state_out_reg[28]\(20),
      O => D(48)
    );
\state_out[54]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(49),
      I1 => add_const_state(21),
      I2 => \state_out_reg[28]\(21),
      O => D(49)
    );
\state_out[55]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(50),
      I1 => add_const_state(22),
      I2 => \state_out_reg[28]\(22),
      O => D(50)
    );
\state_out[56]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(51),
      I1 => add_const_state(23),
      I2 => \state_out_reg[28]\(23),
      O => D(51)
    );
\state_out[57]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(52),
      I1 => add_const_state(24),
      I2 => \state_out_reg[28]\(24),
      O => D(52)
    );
\state_out[58]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(53),
      I1 => add_const_state(25),
      I2 => \state_out_reg[28]\(25),
      O => D(53)
    );
\state_out[59]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(54),
      I1 => add_const_state(26),
      I2 => \state_out_reg[28]\(26),
      O => D(54)
    );
\state_out[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => \state_out_reg[28]\(32),
      I2 => add_const_state(32),
      O => D(4)
    );
\state_out[60]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(55),
      I1 => add_const_state(27),
      I2 => \state_out_reg[28]\(27),
      O => D(55)
    );
\state_out[61]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(60),
      I1 => add_const_state_0(28),
      I2 => Q(29),
      O => \state_out_reg[127]\(4)
    );
\state_out[62]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(61),
      I1 => add_const_state_0(29),
      I2 => Q(30),
      O => \state_out_reg[127]\(5)
    );
\state_out[63]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(62),
      I1 => add_const_state_0(30),
      I2 => Q(31),
      O => \state_out_reg[127]\(6)
    );
\state_out[65]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(1),
      I1 => add_const_state_0(32),
      I2 => Q(33),
      O => \state_out_reg[127]\(7)
    );
\state_out[66]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(2),
      I1 => add_const_state_0(33),
      I2 => Q(34),
      O => \state_out_reg[127]\(8)
    );
\state_out[67]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(3),
      I1 => add_const_state_0(34),
      I2 => Q(35),
      O => \state_out_reg[127]\(9)
    );
\state_out[68]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(4),
      I1 => add_const_state_0(35),
      I2 => Q(36),
      O => \state_out_reg[127]\(10)
    );
\state_out[69]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(5),
      I1 => add_const_state_0(36),
      I2 => Q(37),
      O => \state_out_reg[127]\(11)
    );
\state_out[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => \state_out_reg[28]\(33),
      I2 => add_const_state(33),
      O => D(5)
    );
\state_out[70]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(6),
      I1 => add_const_state_0(37),
      I2 => Q(38),
      O => \state_out_reg[127]\(12)
    );
\state_out[71]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(7),
      I1 => add_const_state_0(38),
      I2 => Q(39),
      O => \state_out_reg[127]\(13)
    );
\state_out[72]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(8),
      I1 => add_const_state_0(39),
      I2 => Q(40),
      O => \state_out_reg[127]\(14)
    );
\state_out[73]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(9),
      I1 => add_const_state_0(40),
      I2 => Q(41),
      O => \state_out_reg[127]\(15)
    );
\state_out[74]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(10),
      I1 => add_const_state_0(41),
      I2 => Q(42),
      O => \state_out_reg[127]\(16)
    );
\state_out[75]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(11),
      I1 => add_const_state_0(42),
      I2 => Q(43),
      O => \state_out_reg[127]\(17)
    );
\state_out[76]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(12),
      I1 => add_const_state_0(43),
      I2 => Q(44),
      O => \state_out_reg[127]\(18)
    );
\state_out[77]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(13),
      I1 => add_const_state_0(44),
      I2 => Q(45),
      O => \state_out_reg[127]\(19)
    );
\state_out[78]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(14),
      I1 => add_const_state_0(45),
      I2 => Q(46),
      O => \state_out_reg[127]\(20)
    );
\state_out[79]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(15),
      I1 => add_const_state_0(46),
      I2 => Q(47),
      O => \state_out_reg[127]\(21)
    );
\state_out[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(6),
      I1 => \state_out_reg[28]\(34),
      I2 => add_const_state(34),
      O => D(6)
    );
\state_out[80]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(16),
      I1 => add_const_state_0(47),
      I2 => Q(48),
      O => \state_out_reg[127]\(22)
    );
\state_out[81]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(17),
      I1 => add_const_state_0(48),
      I2 => Q(49),
      O => \state_out_reg[127]\(23)
    );
\state_out[82]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(18),
      I1 => add_const_state_0(49),
      I2 => Q(50),
      O => \state_out_reg[127]\(24)
    );
\state_out[83]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(19),
      I1 => add_const_state_0(50),
      I2 => Q(51),
      O => \state_out_reg[127]\(25)
    );
\state_out[84]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(20),
      I1 => add_const_state_0(51),
      I2 => Q(52),
      O => \state_out_reg[127]\(26)
    );
\state_out[85]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(21),
      I1 => add_const_state_0(52),
      I2 => Q(53),
      O => \state_out_reg[127]\(27)
    );
\state_out[86]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(22),
      I1 => add_const_state_0(53),
      I2 => Q(54),
      O => \state_out_reg[127]\(28)
    );
\state_out[87]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(23),
      I1 => add_const_state_0(54),
      I2 => Q(55),
      O => \state_out_reg[127]\(29)
    );
\state_out[88]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(24),
      I1 => add_const_state_0(55),
      I2 => Q(56),
      O => \state_out_reg[127]\(30)
    );
\state_out[89]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(25),
      I1 => add_const_state_0(56),
      I2 => Q(57),
      O => \state_out_reg[127]\(31)
    );
\state_out[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => \state_out_reg[28]\(35),
      I2 => add_const_state(35),
      O => D(7)
    );
\state_out[90]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(26),
      I1 => add_const_state_0(57),
      I2 => Q(58),
      O => \state_out_reg[127]\(32)
    );
\state_out[91]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(27),
      I1 => add_const_state_0(58),
      I2 => Q(59),
      O => \state_out_reg[127]\(33)
    );
\state_out[92]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(28),
      I1 => add_const_state_0(59),
      I2 => Q(60),
      O => \state_out_reg[127]\(34)
    );
\state_out[93]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(29),
      I1 => add_const_state_0(60),
      I2 => Q(61),
      O => \state_out_reg[127]\(35)
    );
\state_out[94]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(30),
      I1 => add_const_state_0(61),
      I2 => Q(62),
      O => \state_out_reg[127]\(36)
    );
\state_out[95]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(31),
      I1 => add_const_state_0(62),
      I2 => Q(63),
      O => \state_out_reg[127]\(37)
    );
\state_out[96]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Q(32),
      I1 => Q(0),
      I2 => \state_out_reg[96]\(0),
      O => \state_out_reg[127]\(38)
    );
\state_out[97]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(33),
      I1 => Q(1),
      I2 => add_const_state_0(0),
      O => \state_out_reg[127]\(39)
    );
\state_out[98]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(34),
      I1 => Q(2),
      I2 => add_const_state_0(1),
      O => \state_out_reg[127]\(40)
    );
\state_out[99]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(35),
      I1 => Q(3),
      I2 => add_const_state_0(2),
      O => \state_out_reg[127]\(41)
    );
\state_out[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => \state_out_reg[28]\(36),
      I2 => add_const_state(36),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[127]\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 55 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 55 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_21 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_21;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_21 is
begin
\state_out[100]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(36),
      I1 => \state_out_reg[31]\(4),
      I2 => add_const_state_0(3),
      O => \state_out_reg[127]\(42)
    );
\state_out[101]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(37),
      I1 => \state_out_reg[31]\(5),
      I2 => add_const_state_0(4),
      O => \state_out_reg[127]\(43)
    );
\state_out[102]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(38),
      I1 => \state_out_reg[31]\(6),
      I2 => add_const_state_0(5),
      O => \state_out_reg[127]\(44)
    );
\state_out[103]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(39),
      I1 => \state_out_reg[31]\(7),
      I2 => add_const_state_0(6),
      O => \state_out_reg[127]\(45)
    );
\state_out[104]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(40),
      I1 => \state_out_reg[31]\(8),
      I2 => add_const_state_0(7),
      O => \state_out_reg[127]\(46)
    );
\state_out[105]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(41),
      I1 => \state_out_reg[31]\(9),
      I2 => add_const_state_0(8),
      O => \state_out_reg[127]\(47)
    );
\state_out[106]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(42),
      I1 => \state_out_reg[31]\(10),
      I2 => add_const_state_0(9),
      O => \state_out_reg[127]\(48)
    );
\state_out[107]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(43),
      I1 => \state_out_reg[31]\(11),
      I2 => add_const_state_0(10),
      O => \state_out_reg[127]\(49)
    );
\state_out[108]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(44),
      I1 => \state_out_reg[31]\(12),
      I2 => add_const_state_0(11),
      O => \state_out_reg[127]\(50)
    );
\state_out[109]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(45),
      I1 => \state_out_reg[31]\(13),
      I2 => add_const_state_0(12),
      O => \state_out_reg[127]\(51)
    );
\state_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => Q(37),
      I2 => add_const_state(37),
      O => D(9)
    );
\state_out[110]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(46),
      I1 => \state_out_reg[31]\(14),
      I2 => add_const_state_0(13),
      O => \state_out_reg[127]\(52)
    );
\state_out[111]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(47),
      I1 => \state_out_reg[31]\(15),
      I2 => add_const_state_0(14),
      O => \state_out_reg[127]\(53)
    );
\state_out[112]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(48),
      I1 => \state_out_reg[31]\(16),
      I2 => add_const_state_0(15),
      O => \state_out_reg[127]\(54)
    );
\state_out[113]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(49),
      I1 => \state_out_reg[31]\(17),
      I2 => add_const_state_0(16),
      O => \state_out_reg[127]\(55)
    );
\state_out[114]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(50),
      I1 => \state_out_reg[31]\(18),
      I2 => add_const_state_0(17),
      O => \state_out_reg[127]\(56)
    );
\state_out[115]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(51),
      I1 => \state_out_reg[31]\(19),
      I2 => add_const_state_0(18),
      O => \state_out_reg[127]\(57)
    );
\state_out[116]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(52),
      I1 => \state_out_reg[31]\(20),
      I2 => add_const_state_0(19),
      O => \state_out_reg[127]\(58)
    );
\state_out[117]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(53),
      I1 => \state_out_reg[31]\(21),
      I2 => add_const_state_0(20),
      O => \state_out_reg[127]\(59)
    );
\state_out[118]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(54),
      I1 => \state_out_reg[31]\(22),
      I2 => add_const_state_0(21),
      O => \state_out_reg[127]\(60)
    );
\state_out[119]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(55),
      I1 => \state_out_reg[31]\(23),
      I2 => add_const_state_0(22),
      O => \state_out_reg[127]\(61)
    );
\state_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => Q(38),
      I2 => add_const_state(38),
      O => D(10)
    );
\state_out[120]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(56),
      I1 => \state_out_reg[31]\(24),
      I2 => add_const_state_0(23),
      O => \state_out_reg[127]\(62)
    );
\state_out[121]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(57),
      I1 => \state_out_reg[31]\(25),
      I2 => add_const_state_0(24),
      O => \state_out_reg[127]\(63)
    );
\state_out[122]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(58),
      I1 => \state_out_reg[31]\(26),
      I2 => add_const_state_0(25),
      O => \state_out_reg[127]\(64)
    );
\state_out[123]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(59),
      I1 => \state_out_reg[31]\(27),
      I2 => add_const_state_0(26),
      O => \state_out_reg[127]\(65)
    );
\state_out[124]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(60),
      I1 => \state_out_reg[31]\(28),
      I2 => add_const_state_0(27),
      O => \state_out_reg[127]\(66)
    );
\state_out[125]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(61),
      I1 => \state_out_reg[31]\(29),
      I2 => add_const_state_0(28),
      O => \state_out_reg[127]\(67)
    );
\state_out[126]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(62),
      I1 => \state_out_reg[31]\(30),
      I2 => add_const_state_0(29),
      O => \state_out_reg[127]\(68)
    );
\state_out[127]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(63),
      I1 => \state_out_reg[31]\(31),
      I2 => add_const_state_0(30),
      O => \state_out_reg[127]\(69)
    );
\state_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => Q(39),
      I2 => add_const_state(39),
      O => D(11)
    );
\state_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => Q(40),
      I2 => add_const_state(40),
      O => D(12)
    );
\state_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => Q(41),
      I2 => add_const_state(41),
      O => D(13)
    );
\state_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(14),
      I1 => Q(42),
      I2 => add_const_state(42),
      O => D(14)
    );
\state_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => Q(43),
      I2 => add_const_state(43),
      O => D(15)
    );
\state_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => Q(44),
      I2 => add_const_state(44),
      O => D(16)
    );
\state_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => Q(45),
      I2 => add_const_state(45),
      O => D(17)
    );
\state_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => Q(46),
      I2 => add_const_state(46),
      O => D(18)
    );
\state_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => Q(28),
      I2 => add_const_state(28),
      O => D(0)
    );
\state_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => Q(47),
      I2 => add_const_state(47),
      O => D(19)
    );
\state_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => Q(48),
      I2 => add_const_state(48),
      O => D(20)
    );
\state_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => Q(49),
      I2 => add_const_state(49),
      O => D(21)
    );
\state_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(22),
      I1 => Q(50),
      I2 => add_const_state(50),
      O => D(22)
    );
\state_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => Q(51),
      I2 => add_const_state(51),
      O => D(23)
    );
\state_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => Q(52),
      I2 => add_const_state(52),
      O => D(24)
    );
\state_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => Q(53),
      I2 => add_const_state(53),
      O => D(25)
    );
\state_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => Q(54),
      I2 => add_const_state(54),
      O => D(26)
    );
\state_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => Q(55),
      I2 => add_const_state(55),
      O => D(27)
    );
\state_out[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => \state_out_reg[31]\(61),
      I2 => add_const_state_0(60),
      O => \state_out_reg[127]\(0)
    );
\state_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => Q(29),
      I2 => add_const_state(29),
      O => D(1)
    );
\state_out[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => \state_out_reg[31]\(62),
      I2 => add_const_state_0(61),
      O => \state_out_reg[127]\(1)
    );
\state_out[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => \state_out_reg[31]\(63),
      I2 => add_const_state_0(62),
      O => \state_out_reg[127]\(2)
    );
\state_out[32]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => CO(0),
      I2 => \state_out_reg[31]\(0),
      O => \state_out_reg[127]\(3)
    );
\state_out[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(0),
      I2 => Q(0),
      O => D(28)
    );
\state_out[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(1),
      I2 => Q(1),
      O => D(29)
    );
\state_out[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(2),
      I2 => Q(2),
      O => D(30)
    );
\state_out[36]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(3),
      I2 => Q(3),
      O => D(31)
    );
\state_out[37]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(4),
      I2 => Q(4),
      O => D(32)
    );
\state_out[38]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(5),
      I2 => Q(5),
      O => D(33)
    );
\state_out[39]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(6),
      I2 => Q(6),
      O => D(34)
    );
\state_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => Q(30),
      I2 => add_const_state(30),
      O => D(2)
    );
\state_out[40]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(7),
      I2 => Q(7),
      O => D(35)
    );
\state_out[41]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(8),
      I2 => Q(8),
      O => D(36)
    );
\state_out[42]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(9),
      I2 => Q(9),
      O => D(37)
    );
\state_out[43]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(10),
      I2 => Q(10),
      O => D(38)
    );
\state_out[44]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(11),
      I2 => Q(11),
      O => D(39)
    );
\state_out[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(12),
      I2 => Q(12),
      O => D(40)
    );
\state_out[46]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(13),
      I2 => Q(13),
      O => D(41)
    );
\state_out[47]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(14),
      I2 => Q(14),
      O => D(42)
    );
\state_out[48]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(15),
      I2 => Q(15),
      O => D(43)
    );
\state_out[49]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(16),
      I2 => Q(16),
      O => D(44)
    );
\state_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => Q(31),
      I2 => add_const_state(31),
      O => D(3)
    );
\state_out[50]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(17),
      I2 => Q(17),
      O => D(45)
    );
\state_out[51]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(18),
      I2 => Q(18),
      O => D(46)
    );
\state_out[52]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(19),
      I2 => Q(19),
      O => D(47)
    );
\state_out[53]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(48),
      I1 => add_const_state(20),
      I2 => Q(20),
      O => D(48)
    );
\state_out[54]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(49),
      I1 => add_const_state(21),
      I2 => Q(21),
      O => D(49)
    );
\state_out[55]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(50),
      I1 => add_const_state(22),
      I2 => Q(22),
      O => D(50)
    );
\state_out[56]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(51),
      I1 => add_const_state(23),
      I2 => Q(23),
      O => D(51)
    );
\state_out[57]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(52),
      I1 => add_const_state(24),
      I2 => Q(24),
      O => D(52)
    );
\state_out[58]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(53),
      I1 => add_const_state(25),
      I2 => Q(25),
      O => D(53)
    );
\state_out[59]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(54),
      I1 => add_const_state(26),
      I2 => Q(26),
      O => D(54)
    );
\state_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => Q(32),
      I2 => add_const_state(32),
      O => D(4)
    );
\state_out[60]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(55),
      I1 => add_const_state(27),
      I2 => Q(27),
      O => D(55)
    );
\state_out[61]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(60),
      I1 => add_const_state_0(28),
      I2 => \state_out_reg[31]\(29),
      O => \state_out_reg[127]\(4)
    );
\state_out[62]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(61),
      I1 => add_const_state_0(29),
      I2 => \state_out_reg[31]\(30),
      O => \state_out_reg[127]\(5)
    );
\state_out[63]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(62),
      I1 => add_const_state_0(30),
      I2 => \state_out_reg[31]\(31),
      O => \state_out_reg[127]\(6)
    );
\state_out[65]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(1),
      I1 => add_const_state_0(32),
      I2 => \state_out_reg[31]\(33),
      O => \state_out_reg[127]\(7)
    );
\state_out[66]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(2),
      I1 => add_const_state_0(33),
      I2 => \state_out_reg[31]\(34),
      O => \state_out_reg[127]\(8)
    );
\state_out[67]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(3),
      I1 => add_const_state_0(34),
      I2 => \state_out_reg[31]\(35),
      O => \state_out_reg[127]\(9)
    );
\state_out[68]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(4),
      I1 => add_const_state_0(35),
      I2 => \state_out_reg[31]\(36),
      O => \state_out_reg[127]\(10)
    );
\state_out[69]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(5),
      I1 => add_const_state_0(36),
      I2 => \state_out_reg[31]\(37),
      O => \state_out_reg[127]\(11)
    );
\state_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => Q(33),
      I2 => add_const_state(33),
      O => D(5)
    );
\state_out[70]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(6),
      I1 => add_const_state_0(37),
      I2 => \state_out_reg[31]\(38),
      O => \state_out_reg[127]\(12)
    );
\state_out[71]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(7),
      I1 => add_const_state_0(38),
      I2 => \state_out_reg[31]\(39),
      O => \state_out_reg[127]\(13)
    );
\state_out[72]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(8),
      I1 => add_const_state_0(39),
      I2 => \state_out_reg[31]\(40),
      O => \state_out_reg[127]\(14)
    );
\state_out[73]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(9),
      I1 => add_const_state_0(40),
      I2 => \state_out_reg[31]\(41),
      O => \state_out_reg[127]\(15)
    );
\state_out[74]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(10),
      I1 => add_const_state_0(41),
      I2 => \state_out_reg[31]\(42),
      O => \state_out_reg[127]\(16)
    );
\state_out[75]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(11),
      I1 => add_const_state_0(42),
      I2 => \state_out_reg[31]\(43),
      O => \state_out_reg[127]\(17)
    );
\state_out[76]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(12),
      I1 => add_const_state_0(43),
      I2 => \state_out_reg[31]\(44),
      O => \state_out_reg[127]\(18)
    );
\state_out[77]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(13),
      I1 => add_const_state_0(44),
      I2 => \state_out_reg[31]\(45),
      O => \state_out_reg[127]\(19)
    );
\state_out[78]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(14),
      I1 => add_const_state_0(45),
      I2 => \state_out_reg[31]\(46),
      O => \state_out_reg[127]\(20)
    );
\state_out[79]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(15),
      I1 => add_const_state_0(46),
      I2 => \state_out_reg[31]\(47),
      O => \state_out_reg[127]\(21)
    );
\state_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(6),
      I1 => Q(34),
      I2 => add_const_state(34),
      O => D(6)
    );
\state_out[80]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(16),
      I1 => add_const_state_0(47),
      I2 => \state_out_reg[31]\(48),
      O => \state_out_reg[127]\(22)
    );
\state_out[81]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(17),
      I1 => add_const_state_0(48),
      I2 => \state_out_reg[31]\(49),
      O => \state_out_reg[127]\(23)
    );
\state_out[82]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(18),
      I1 => add_const_state_0(49),
      I2 => \state_out_reg[31]\(50),
      O => \state_out_reg[127]\(24)
    );
\state_out[83]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(19),
      I1 => add_const_state_0(50),
      I2 => \state_out_reg[31]\(51),
      O => \state_out_reg[127]\(25)
    );
\state_out[84]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(20),
      I1 => add_const_state_0(51),
      I2 => \state_out_reg[31]\(52),
      O => \state_out_reg[127]\(26)
    );
\state_out[85]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(21),
      I1 => add_const_state_0(52),
      I2 => \state_out_reg[31]\(53),
      O => \state_out_reg[127]\(27)
    );
\state_out[86]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(22),
      I1 => add_const_state_0(53),
      I2 => \state_out_reg[31]\(54),
      O => \state_out_reg[127]\(28)
    );
\state_out[87]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(23),
      I1 => add_const_state_0(54),
      I2 => \state_out_reg[31]\(55),
      O => \state_out_reg[127]\(29)
    );
\state_out[88]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(24),
      I1 => add_const_state_0(55),
      I2 => \state_out_reg[31]\(56),
      O => \state_out_reg[127]\(30)
    );
\state_out[89]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(25),
      I1 => add_const_state_0(56),
      I2 => \state_out_reg[31]\(57),
      O => \state_out_reg[127]\(31)
    );
\state_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => Q(35),
      I2 => add_const_state(35),
      O => D(7)
    );
\state_out[90]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(26),
      I1 => add_const_state_0(57),
      I2 => \state_out_reg[31]\(58),
      O => \state_out_reg[127]\(32)
    );
\state_out[91]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(27),
      I1 => add_const_state_0(58),
      I2 => \state_out_reg[31]\(59),
      O => \state_out_reg[127]\(33)
    );
\state_out[92]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(28),
      I1 => add_const_state_0(59),
      I2 => \state_out_reg[31]\(60),
      O => \state_out_reg[127]\(34)
    );
\state_out[93]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(29),
      I1 => add_const_state_0(60),
      I2 => \state_out_reg[31]\(61),
      O => \state_out_reg[127]\(35)
    );
\state_out[94]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(30),
      I1 => add_const_state_0(61),
      I2 => \state_out_reg[31]\(62),
      O => \state_out_reg[127]\(36)
    );
\state_out[95]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(31),
      I1 => add_const_state_0(62),
      I2 => \state_out_reg[31]\(63),
      O => \state_out_reg[127]\(37)
    );
\state_out[96]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \state_out_reg[31]\(32),
      I1 => \state_out_reg[31]\(0),
      I2 => CO(0),
      O => \state_out_reg[127]\(38)
    );
\state_out[97]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(33),
      I1 => \state_out_reg[31]\(1),
      I2 => add_const_state_0(0),
      O => \state_out_reg[127]\(39)
    );
\state_out[98]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(34),
      I1 => \state_out_reg[31]\(2),
      I2 => add_const_state_0(1),
      O => \state_out_reg[127]\(40)
    );
\state_out[99]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]\(35),
      I1 => \state_out_reg[31]\(3),
      I2 => add_const_state_0(2),
      O => \state_out_reg[127]\(41)
    );
\state_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => Q(36),
      I2 => add_const_state(36),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \state_out_reg[127]\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \state_out_reg[28]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_23 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_23;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_23 is
begin
\state_out[100]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(36),
      I1 => Q(4),
      I2 => add_const_state_0(3),
      O => \state_out_reg[127]\(42)
    );
\state_out[101]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(37),
      I1 => Q(5),
      I2 => add_const_state_0(4),
      O => \state_out_reg[127]\(43)
    );
\state_out[102]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(38),
      I1 => Q(6),
      I2 => add_const_state_0(5),
      O => \state_out_reg[127]\(44)
    );
\state_out[103]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(39),
      I1 => Q(7),
      I2 => add_const_state_0(6),
      O => \state_out_reg[127]\(45)
    );
\state_out[104]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(40),
      I1 => Q(8),
      I2 => add_const_state_0(7),
      O => \state_out_reg[127]\(46)
    );
\state_out[105]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(41),
      I1 => Q(9),
      I2 => add_const_state_0(8),
      O => \state_out_reg[127]\(47)
    );
\state_out[106]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(42),
      I1 => Q(10),
      I2 => add_const_state_0(9),
      O => \state_out_reg[127]\(48)
    );
\state_out[107]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(43),
      I1 => Q(11),
      I2 => add_const_state_0(10),
      O => \state_out_reg[127]\(49)
    );
\state_out[108]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(44),
      I1 => Q(12),
      I2 => add_const_state_0(11),
      O => \state_out_reg[127]\(50)
    );
\state_out[109]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(45),
      I1 => Q(13),
      I2 => add_const_state_0(12),
      O => \state_out_reg[127]\(51)
    );
\state_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => \state_out_reg[28]\(29),
      I2 => add_const_state(29),
      O => D(5)
    );
\state_out[110]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(46),
      I1 => Q(14),
      I2 => add_const_state_0(13),
      O => \state_out_reg[127]\(52)
    );
\state_out[111]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(47),
      I1 => Q(15),
      I2 => add_const_state_0(14),
      O => \state_out_reg[127]\(53)
    );
\state_out[112]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(48),
      I1 => Q(16),
      I2 => add_const_state_0(15),
      O => \state_out_reg[127]\(54)
    );
\state_out[113]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(49),
      I1 => Q(17),
      I2 => add_const_state_0(16),
      O => \state_out_reg[127]\(55)
    );
\state_out[114]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(50),
      I1 => Q(18),
      I2 => add_const_state_0(17),
      O => \state_out_reg[127]\(56)
    );
\state_out[115]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(51),
      I1 => Q(19),
      I2 => add_const_state_0(18),
      O => \state_out_reg[127]\(57)
    );
\state_out[116]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(52),
      I1 => Q(20),
      I2 => add_const_state_0(19),
      O => \state_out_reg[127]\(58)
    );
\state_out[117]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(53),
      I1 => Q(21),
      I2 => add_const_state_0(20),
      O => \state_out_reg[127]\(59)
    );
\state_out[118]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(54),
      I1 => Q(22),
      I2 => add_const_state_0(21),
      O => \state_out_reg[127]\(60)
    );
\state_out[119]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(55),
      I1 => Q(23),
      I2 => add_const_state_0(22),
      O => \state_out_reg[127]\(61)
    );
\state_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(6),
      I1 => \state_out_reg[28]\(30),
      I2 => add_const_state(30),
      O => D(6)
    );
\state_out[120]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(56),
      I1 => Q(24),
      I2 => add_const_state_0(23),
      O => \state_out_reg[127]\(62)
    );
\state_out[121]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(57),
      I1 => Q(25),
      I2 => add_const_state_0(24),
      O => \state_out_reg[127]\(63)
    );
\state_out[122]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(58),
      I1 => Q(26),
      I2 => add_const_state_0(25),
      O => \state_out_reg[127]\(64)
    );
\state_out[123]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(59),
      I1 => Q(27),
      I2 => add_const_state_0(26),
      O => \state_out_reg[127]\(65)
    );
\state_out[124]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(60),
      I1 => Q(28),
      I2 => add_const_state_0(27),
      O => \state_out_reg[127]\(66)
    );
\state_out[125]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(61),
      I1 => Q(29),
      I2 => add_const_state_0(28),
      O => \state_out_reg[127]\(67)
    );
\state_out[126]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(62),
      I1 => Q(30),
      I2 => add_const_state_0(29),
      O => \state_out_reg[127]\(68)
    );
\state_out[127]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(63),
      I1 => Q(31),
      I2 => add_const_state_0(30),
      O => \state_out_reg[127]\(69)
    );
\state_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => \state_out_reg[28]\(31),
      I2 => add_const_state(31),
      O => D(7)
    );
\state_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => \state_out_reg[28]\(32),
      I2 => add_const_state(32),
      O => D(8)
    );
\state_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => \state_out_reg[28]\(33),
      I2 => add_const_state(33),
      O => D(9)
    );
\state_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => \state_out_reg[28]\(34),
      I2 => add_const_state(34),
      O => D(10)
    );
\state_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => \state_out_reg[28]\(35),
      I2 => add_const_state(35),
      O => D(11)
    );
\state_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => \state_out_reg[28]\(36),
      I2 => add_const_state(36),
      O => D(12)
    );
\state_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => \state_out_reg[28]\(37),
      I2 => add_const_state(37),
      O => D(13)
    );
\state_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(14),
      I1 => \state_out_reg[28]\(38),
      I2 => add_const_state(38),
      O => D(14)
    );
\state_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => \state_out_reg[28]\(39),
      I2 => add_const_state(39),
      O => D(15)
    );
\state_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => \state_out_reg[28]\(40),
      I2 => add_const_state(40),
      O => D(16)
    );
\state_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => \state_out_reg[28]\(41),
      I2 => add_const_state(41),
      O => D(17)
    );
\state_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => \state_out_reg[28]\(42),
      I2 => add_const_state(42),
      O => D(18)
    );
\state_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => \state_out_reg[28]\(43),
      I2 => add_const_state(43),
      O => D(19)
    );
\state_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => \state_out_reg[28]\(44),
      I2 => add_const_state(44),
      O => D(20)
    );
\state_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => \state_out_reg[28]\(45),
      I2 => add_const_state(45),
      O => D(21)
    );
\state_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(22),
      I1 => \state_out_reg[28]\(46),
      I2 => add_const_state(46),
      O => D(22)
    );
\state_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => \state_out_reg[28]\(47),
      I2 => add_const_state(47),
      O => D(23)
    );
\state_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => Q(61),
      I2 => add_const_state_0(60),
      O => \state_out_reg[127]\(0)
    );
\state_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => Q(62),
      I2 => add_const_state_0(61),
      O => \state_out_reg[127]\(1)
    );
\state_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => Q(63),
      I2 => add_const_state_0(62),
      O => \state_out_reg[127]\(2)
    );
\state_out[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => \state_out_reg[96]\(0),
      I2 => Q(0),
      O => \state_out_reg[127]\(3)
    );
\state_out[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => add_const_state(0),
      I2 => \state_out_reg[28]\(0),
      O => D(24)
    );
\state_out[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => add_const_state(1),
      I2 => \state_out_reg[28]\(1),
      O => D(25)
    );
\state_out[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => add_const_state(2),
      I2 => \state_out_reg[28]\(2),
      O => D(26)
    );
\state_out[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => add_const_state(3),
      I2 => \state_out_reg[28]\(3),
      O => D(27)
    );
\state_out[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(4),
      I2 => \state_out_reg[28]\(4),
      O => D(28)
    );
\state_out[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(5),
      I2 => \state_out_reg[28]\(5),
      O => D(29)
    );
\state_out[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(6),
      I2 => \state_out_reg[28]\(6),
      O => D(30)
    );
\state_out[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(7),
      I2 => \state_out_reg[28]\(7),
      O => D(31)
    );
\state_out[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(8),
      I2 => \state_out_reg[28]\(8),
      O => D(32)
    );
\state_out[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(9),
      I2 => \state_out_reg[28]\(9),
      O => D(33)
    );
\state_out[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(10),
      I2 => \state_out_reg[28]\(10),
      O => D(34)
    );
\state_out[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(11),
      I2 => \state_out_reg[28]\(11),
      O => D(35)
    );
\state_out[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(12),
      I2 => \state_out_reg[28]\(12),
      O => D(36)
    );
\state_out[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(13),
      I2 => \state_out_reg[28]\(13),
      O => D(37)
    );
\state_out[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(14),
      I2 => \state_out_reg[28]\(14),
      O => D(38)
    );
\state_out[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(15),
      I2 => \state_out_reg[28]\(15),
      O => D(39)
    );
\state_out[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(16),
      I2 => \state_out_reg[28]\(16),
      O => D(40)
    );
\state_out[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(17),
      I2 => \state_out_reg[28]\(17),
      O => D(41)
    );
\state_out[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(18),
      I2 => \state_out_reg[28]\(18),
      O => D(42)
    );
\state_out[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(19),
      I2 => \state_out_reg[28]\(19),
      O => D(43)
    );
\state_out[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(20),
      I2 => \state_out_reg[28]\(20),
      O => D(44)
    );
\state_out[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(21),
      I2 => \state_out_reg[28]\(21),
      O => D(45)
    );
\state_out[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(22),
      I2 => \state_out_reg[28]\(22),
      O => D(46)
    );
\state_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => \state_out_reg[28]\(24),
      I2 => add_const_state(24),
      O => D(0)
    );
\state_out[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(23),
      I2 => \state_out_reg[28]\(23),
      O => D(47)
    );
\state_out[61]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(60),
      I1 => add_const_state_0(28),
      I2 => Q(29),
      O => \state_out_reg[127]\(4)
    );
\state_out[62]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(61),
      I1 => add_const_state_0(29),
      I2 => Q(30),
      O => \state_out_reg[127]\(5)
    );
\state_out[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(62),
      I1 => add_const_state_0(30),
      I2 => Q(31),
      O => \state_out_reg[127]\(6)
    );
\state_out[65]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(1),
      I1 => add_const_state_0(32),
      I2 => Q(33),
      O => \state_out_reg[127]\(7)
    );
\state_out[66]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(2),
      I1 => add_const_state_0(33),
      I2 => Q(34),
      O => \state_out_reg[127]\(8)
    );
\state_out[67]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(3),
      I1 => add_const_state_0(34),
      I2 => Q(35),
      O => \state_out_reg[127]\(9)
    );
\state_out[68]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(4),
      I1 => add_const_state_0(35),
      I2 => Q(36),
      O => \state_out_reg[127]\(10)
    );
\state_out[69]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(5),
      I1 => add_const_state_0(36),
      I2 => Q(37),
      O => \state_out_reg[127]\(11)
    );
\state_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => \state_out_reg[28]\(25),
      I2 => add_const_state(25),
      O => D(1)
    );
\state_out[70]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(6),
      I1 => add_const_state_0(37),
      I2 => Q(38),
      O => \state_out_reg[127]\(12)
    );
\state_out[71]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(7),
      I1 => add_const_state_0(38),
      I2 => Q(39),
      O => \state_out_reg[127]\(13)
    );
\state_out[72]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(8),
      I1 => add_const_state_0(39),
      I2 => Q(40),
      O => \state_out_reg[127]\(14)
    );
\state_out[73]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(9),
      I1 => add_const_state_0(40),
      I2 => Q(41),
      O => \state_out_reg[127]\(15)
    );
\state_out[74]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(10),
      I1 => add_const_state_0(41),
      I2 => Q(42),
      O => \state_out_reg[127]\(16)
    );
\state_out[75]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(11),
      I1 => add_const_state_0(42),
      I2 => Q(43),
      O => \state_out_reg[127]\(17)
    );
\state_out[76]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(12),
      I1 => add_const_state_0(43),
      I2 => Q(44),
      O => \state_out_reg[127]\(18)
    );
\state_out[77]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(13),
      I1 => add_const_state_0(44),
      I2 => Q(45),
      O => \state_out_reg[127]\(19)
    );
\state_out[78]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(14),
      I1 => add_const_state_0(45),
      I2 => Q(46),
      O => \state_out_reg[127]\(20)
    );
\state_out[79]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(15),
      I1 => add_const_state_0(46),
      I2 => Q(47),
      O => \state_out_reg[127]\(21)
    );
\state_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => \state_out_reg[28]\(26),
      I2 => add_const_state(26),
      O => D(2)
    );
\state_out[80]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(16),
      I1 => add_const_state_0(47),
      I2 => Q(48),
      O => \state_out_reg[127]\(22)
    );
\state_out[81]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(17),
      I1 => add_const_state_0(48),
      I2 => Q(49),
      O => \state_out_reg[127]\(23)
    );
\state_out[82]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(18),
      I1 => add_const_state_0(49),
      I2 => Q(50),
      O => \state_out_reg[127]\(24)
    );
\state_out[83]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(19),
      I1 => add_const_state_0(50),
      I2 => Q(51),
      O => \state_out_reg[127]\(25)
    );
\state_out[84]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(20),
      I1 => add_const_state_0(51),
      I2 => Q(52),
      O => \state_out_reg[127]\(26)
    );
\state_out[85]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(21),
      I1 => add_const_state_0(52),
      I2 => Q(53),
      O => \state_out_reg[127]\(27)
    );
\state_out[86]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(22),
      I1 => add_const_state_0(53),
      I2 => Q(54),
      O => \state_out_reg[127]\(28)
    );
\state_out[87]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(23),
      I1 => add_const_state_0(54),
      I2 => Q(55),
      O => \state_out_reg[127]\(29)
    );
\state_out[88]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(24),
      I1 => add_const_state_0(55),
      I2 => Q(56),
      O => \state_out_reg[127]\(30)
    );
\state_out[89]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(25),
      I1 => add_const_state_0(56),
      I2 => Q(57),
      O => \state_out_reg[127]\(31)
    );
\state_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => \state_out_reg[28]\(27),
      I2 => add_const_state(27),
      O => D(3)
    );
\state_out[90]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(26),
      I1 => add_const_state_0(57),
      I2 => Q(58),
      O => \state_out_reg[127]\(32)
    );
\state_out[91]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(27),
      I1 => add_const_state_0(58),
      I2 => Q(59),
      O => \state_out_reg[127]\(33)
    );
\state_out[92]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(28),
      I1 => add_const_state_0(59),
      I2 => Q(60),
      O => \state_out_reg[127]\(34)
    );
\state_out[93]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(29),
      I1 => add_const_state_0(60),
      I2 => Q(61),
      O => \state_out_reg[127]\(35)
    );
\state_out[94]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(30),
      I1 => add_const_state_0(61),
      I2 => Q(62),
      O => \state_out_reg[127]\(36)
    );
\state_out[95]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(31),
      I1 => add_const_state_0(62),
      I2 => Q(63),
      O => \state_out_reg[127]\(37)
    );
\state_out[96]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Q(32),
      I1 => Q(0),
      I2 => \state_out_reg[96]\(0),
      O => \state_out_reg[127]\(38)
    );
\state_out[97]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(33),
      I1 => Q(1),
      I2 => add_const_state_0(0),
      O => \state_out_reg[127]\(39)
    );
\state_out[98]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(34),
      I1 => Q(2),
      I2 => add_const_state_0(1),
      O => \state_out_reg[127]\(40)
    );
\state_out[99]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(35),
      I1 => Q(3),
      I2 => add_const_state_0(2),
      O => \state_out_reg[127]\(41)
    );
\state_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => \state_out_reg[28]\(28),
      I2 => add_const_state(28),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 76 downto 0 );
    \state_out0_carry__6\ : out STD_LOGIC_VECTOR ( 124 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 67 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 58 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[98]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    plaintext : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 124 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_25 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_25;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_25 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state_out[101]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \state_out[102]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \state_out[103]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \state_out[104]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state_out[105]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \state_out[106]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \state_out[107]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \state_out[108]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \state_out[109]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \state_out[110]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \state_out[111]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \state_out[112]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \state_out[113]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \state_out[114]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \state_out[115]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \state_out[116]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \state_out[117]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \state_out[118]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \state_out[119]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \state_out[120]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state_out[121]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_out[122]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \state_out[123]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \state_out[124]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \state_out[125]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state_out[126]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state_out[127]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state_out[1]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \state_out[29]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state_out[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \state_out[30]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state_out[31]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state_out[32]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \state_out[33]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \state_out[34]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \state_out[35]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \state_out[36]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \state_out[3]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \state_out[61]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \state_out[62]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state_out[63]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \state_out[65]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \state_out[66]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \state_out[67]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \state_out[68]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \state_out[69]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \state_out[70]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \state_out[71]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \state_out[72]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state_out[73]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \state_out[74]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \state_out[75]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \state_out[76]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \state_out[77]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \state_out[78]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \state_out[79]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \state_out[80]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \state_out[81]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \state_out[82]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \state_out[83]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \state_out[84]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \state_out[85]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \state_out[86]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \state_out[87]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \state_out[88]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state_out[89]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_out[90]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \state_out[91]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \state_out[92]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \state_out[93]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \state_out[94]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state_out[95]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \state_out[96]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \state_out[97]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \state_out[98]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \state_out[99]_i_1__0\ : label is "soft_lutpair34";
begin
\state_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(97),
      I1 => add_const_state_0(65),
      I2 => add_const_state_0(1),
      O => \state_out0_carry__6\(97)
    );
\state_out[100]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Q(40),
      I1 => Q(4),
      I2 => Q(8),
      O => D(49)
    );
\state_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(98),
      I1 => add_const_state_0(66),
      I2 => add_const_state_0(2),
      O => \state_out0_carry__6\(98)
    );
\state_out[101]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(41),
      I1 => Q(9),
      I2 => add_const_state(0),
      O => D(50)
    );
\state_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(99),
      I1 => add_const_state_0(67),
      I2 => add_const_state_0(3),
      O => \state_out0_carry__6\(99)
    );
\state_out[102]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(42),
      I1 => Q(10),
      I2 => add_const_state(1),
      O => D(51)
    );
\state_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(100),
      I1 => add_const_state_0(68),
      I2 => add_const_state_0(4),
      O => \state_out0_carry__6\(100)
    );
\state_out[103]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(43),
      I1 => Q(11),
      I2 => add_const_state(2),
      O => D(52)
    );
\state_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(101),
      I1 => add_const_state_0(69),
      I2 => add_const_state_0(5),
      O => \state_out0_carry__6\(101)
    );
\state_out[104]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(44),
      I1 => Q(12),
      I2 => add_const_state(3),
      O => D(53)
    );
\state_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(102),
      I1 => add_const_state_0(70),
      I2 => add_const_state_0(6),
      O => \state_out0_carry__6\(102)
    );
\state_out[105]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(45),
      I1 => Q(13),
      I2 => add_const_state(4),
      O => D(54)
    );
\state_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(103),
      I1 => add_const_state_0(71),
      I2 => add_const_state_0(7),
      O => \state_out0_carry__6\(103)
    );
\state_out[106]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(46),
      I1 => Q(14),
      I2 => add_const_state(5),
      O => D(55)
    );
\state_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(104),
      I1 => add_const_state_0(72),
      I2 => add_const_state_0(8),
      O => \state_out0_carry__6\(104)
    );
\state_out[107]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(47),
      I1 => Q(15),
      I2 => add_const_state(6),
      O => D(56)
    );
\state_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(105),
      I1 => add_const_state_0(73),
      I2 => add_const_state_0(9),
      O => \state_out0_carry__6\(105)
    );
\state_out[108]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(48),
      I1 => Q(16),
      I2 => add_const_state(7),
      O => D(57)
    );
\state_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(106),
      I1 => add_const_state_0(74),
      I2 => add_const_state_0(10),
      O => \state_out0_carry__6\(106)
    );
\state_out[109]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(49),
      I1 => Q(17),
      I2 => add_const_state(8),
      O => D(58)
    );
\state_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(7),
      I1 => add_const_state_0(103),
      I2 => add_const_state_0(39),
      O => \state_out0_carry__6\(8)
    );
\state_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(107),
      I1 => add_const_state_0(75),
      I2 => add_const_state_0(11),
      O => \state_out0_carry__6\(107)
    );
\state_out[110]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(50),
      I1 => Q(18),
      I2 => add_const_state(9),
      O => D(59)
    );
\state_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(108),
      I1 => add_const_state_0(76),
      I2 => add_const_state_0(12),
      O => \state_out0_carry__6\(108)
    );
\state_out[111]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(51),
      I1 => Q(19),
      I2 => add_const_state(10),
      O => D(60)
    );
\state_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(109),
      I1 => add_const_state_0(77),
      I2 => add_const_state_0(13),
      O => \state_out0_carry__6\(109)
    );
\state_out[112]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(52),
      I1 => Q(20),
      I2 => add_const_state(11),
      O => D(61)
    );
\state_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(110),
      I1 => add_const_state_0(78),
      I2 => add_const_state_0(14),
      O => \state_out0_carry__6\(110)
    );
\state_out[113]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(53),
      I1 => Q(21),
      I2 => add_const_state(12),
      O => D(62)
    );
\state_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(111),
      I1 => add_const_state_0(79),
      I2 => add_const_state_0(15),
      O => \state_out0_carry__6\(111)
    );
\state_out[114]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(54),
      I1 => Q(22),
      I2 => add_const_state(13),
      O => D(63)
    );
\state_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(112),
      I1 => add_const_state_0(80),
      I2 => add_const_state_0(16),
      O => \state_out0_carry__6\(112)
    );
\state_out[115]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(55),
      I1 => Q(23),
      I2 => add_const_state(14),
      O => D(64)
    );
\state_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(113),
      I1 => add_const_state_0(81),
      I2 => add_const_state_0(17),
      O => \state_out0_carry__6\(113)
    );
\state_out[116]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(56),
      I1 => Q(24),
      I2 => add_const_state(15),
      O => D(65)
    );
\state_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(114),
      I1 => add_const_state_0(82),
      I2 => add_const_state_0(18),
      O => \state_out0_carry__6\(114)
    );
\state_out[117]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(57),
      I1 => Q(25),
      I2 => add_const_state(16),
      O => D(66)
    );
\state_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(115),
      I1 => add_const_state_0(83),
      I2 => add_const_state_0(19),
      O => \state_out0_carry__6\(115)
    );
\state_out[118]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(58),
      I1 => Q(26),
      I2 => add_const_state(17),
      O => D(67)
    );
\state_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(116),
      I1 => add_const_state_0(84),
      I2 => add_const_state_0(20),
      O => \state_out0_carry__6\(116)
    );
\state_out[119]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(59),
      I1 => Q(27),
      I2 => add_const_state(18),
      O => D(68)
    );
\state_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(8),
      I1 => add_const_state_0(104),
      I2 => add_const_state_0(40),
      O => \state_out0_carry__6\(9)
    );
\state_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(117),
      I1 => add_const_state_0(85),
      I2 => add_const_state_0(21),
      O => \state_out0_carry__6\(117)
    );
\state_out[120]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(60),
      I1 => Q(28),
      I2 => add_const_state(19),
      O => D(69)
    );
\state_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(118),
      I1 => add_const_state_0(86),
      I2 => add_const_state_0(22),
      O => \state_out0_carry__6\(118)
    );
\state_out[121]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(61),
      I1 => Q(29),
      I2 => add_const_state(20),
      O => D(70)
    );
\state_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(119),
      I1 => add_const_state_0(87),
      I2 => add_const_state_0(23),
      O => \state_out0_carry__6\(119)
    );
\state_out[122]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(62),
      I1 => Q(30),
      I2 => add_const_state(21),
      O => D(71)
    );
\state_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(120),
      I1 => add_const_state_0(88),
      I2 => add_const_state_0(24),
      O => \state_out0_carry__6\(120)
    );
\state_out[123]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(63),
      I1 => Q(31),
      I2 => add_const_state(22),
      O => D(72)
    );
\state_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(121),
      I1 => add_const_state_0(89),
      I2 => add_const_state_0(25),
      O => \state_out0_carry__6\(121)
    );
\state_out[124]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(64),
      I1 => Q(32),
      I2 => add_const_state(23),
      O => D(73)
    );
\state_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(122),
      I1 => add_const_state_0(90),
      I2 => add_const_state_0(26),
      O => \state_out0_carry__6\(122)
    );
\state_out[125]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(65),
      I1 => Q(33),
      I2 => add_const_state(24),
      O => D(74)
    );
\state_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(123),
      I1 => add_const_state_0(91),
      I2 => add_const_state_0(27),
      O => \state_out0_carry__6\(123)
    );
\state_out[126]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(66),
      I1 => Q(34),
      I2 => add_const_state(25),
      O => D(75)
    );
\state_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(124),
      I1 => add_const_state_0(92),
      I2 => add_const_state_0(28),
      O => \state_out0_carry__6\(124)
    );
\state_out[127]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(67),
      I1 => Q(35),
      I2 => add_const_state(26),
      O => D(76)
    );
\state_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(9),
      I1 => add_const_state_0(105),
      I2 => add_const_state_0(41),
      O => \state_out0_carry__6\(10)
    );
\state_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(10),
      I1 => add_const_state_0(106),
      I2 => add_const_state_0(42),
      O => \state_out0_carry__6\(11)
    );
\state_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(11),
      I1 => add_const_state_0(107),
      I2 => add_const_state_0(43),
      O => \state_out0_carry__6\(12)
    );
\state_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(12),
      I1 => add_const_state_0(108),
      I2 => add_const_state_0(44),
      O => \state_out0_carry__6\(13)
    );
\state_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(13),
      I1 => add_const_state_0(109),
      I2 => add_const_state_0(45),
      O => \state_out0_carry__6\(14)
    );
\state_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(14),
      I1 => add_const_state_0(110),
      I2 => add_const_state_0(46),
      O => \state_out0_carry__6\(15)
    );
\state_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(15),
      I1 => add_const_state_0(111),
      I2 => add_const_state_0(47),
      O => \state_out0_carry__6\(16)
    );
\state_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(16),
      I1 => add_const_state_0(112),
      I2 => add_const_state_0(48),
      O => \state_out0_carry__6\(17)
    );
\state_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \state_out_reg[98]\(1),
      I1 => plaintext(1),
      I2 => add_const_state_0(94),
      I3 => add_const_state_0(30),
      O => \state_out0_carry__6\(0)
    );
\state_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(1),
      I1 => Q(37),
      I2 => add_const_state(28),
      O => D(0)
    );
\state_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(17),
      I1 => add_const_state_0(113),
      I2 => add_const_state_0(49),
      O => \state_out0_carry__6\(18)
    );
\state_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(18),
      I1 => add_const_state_0(114),
      I2 => add_const_state_0(50),
      O => \state_out0_carry__6\(19)
    );
\state_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(19),
      I1 => add_const_state_0(115),
      I2 => add_const_state_0(51),
      O => \state_out0_carry__6\(20)
    );
\state_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(20),
      I1 => add_const_state_0(116),
      I2 => add_const_state_0(52),
      O => \state_out0_carry__6\(21)
    );
\state_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(21),
      I1 => add_const_state_0(117),
      I2 => add_const_state_0(53),
      O => \state_out0_carry__6\(22)
    );
\state_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(22),
      I1 => add_const_state_0(118),
      I2 => add_const_state_0(54),
      O => \state_out0_carry__6\(23)
    );
\state_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(23),
      I1 => add_const_state_0(119),
      I2 => add_const_state_0(55),
      O => \state_out0_carry__6\(24)
    );
\state_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(24),
      I1 => add_const_state_0(120),
      I2 => add_const_state_0(56),
      O => \state_out0_carry__6\(25)
    );
\state_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(25),
      I1 => add_const_state_0(121),
      I2 => add_const_state_0(57),
      O => \state_out0_carry__6\(26)
    );
\state_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(26),
      I1 => add_const_state_0(122),
      I2 => add_const_state_0(58),
      O => \state_out0_carry__6\(27)
    );
\state_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => Q(65),
      I2 => add_const_state(56),
      O => D(3)
    );
\state_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(38),
      I2 => add_const_state(29),
      O => D(1)
    );
\state_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(27),
      I1 => add_const_state_0(123),
      I2 => add_const_state_0(59),
      O => \state_out0_carry__6\(28)
    );
\state_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => Q(66),
      I2 => add_const_state(57),
      O => D(4)
    );
\state_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => add_const_state_0(124),
      I2 => add_const_state_0(60),
      O => \state_out0_carry__6\(29)
    );
\state_out[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => Q(67),
      I2 => add_const_state(58),
      O => D(5)
    );
\state_out[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69AA"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => plaintext(0),
      I2 => \state_out_reg[98]\(0),
      I3 => add_const_state_0(61),
      O => \state_out0_carry__6\(30)
    );
\state_out[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => Q(0),
      I2 => CO(0),
      O => D(6)
    );
\state_out[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69AA"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => plaintext(1),
      I2 => \state_out_reg[98]\(1),
      I3 => add_const_state_0(62),
      O => \state_out0_carry__6\(31)
    );
\state_out[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => Q(1),
      I2 => Q(5),
      O => D(7)
    );
\state_out[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => add_const_state_0(63),
      I2 => plaintext(2),
      I3 => \state_out_reg[98]\(2),
      O => \state_out0_carry__6\(32)
    );
\state_out[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => Q(2),
      I2 => Q(6),
      O => D(8)
    );
\state_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(32),
      I1 => add_const_state_0(0),
      I2 => add_const_state_0(64),
      O => \state_out0_carry__6\(33)
    );
\state_out[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => Q(3),
      I2 => Q(7),
      O => D(9)
    );
\state_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(33),
      I1 => add_const_state_0(1),
      I2 => add_const_state_0(65),
      O => \state_out0_carry__6\(34)
    );
\state_out[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => Q(8),
      I2 => Q(4),
      O => D(10)
    );
\state_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(34),
      I1 => add_const_state_0(2),
      I2 => add_const_state_0(66),
      O => \state_out0_carry__6\(35)
    );
\state_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(35),
      I1 => add_const_state_0(3),
      I2 => add_const_state_0(67),
      O => \state_out0_carry__6\(36)
    );
\state_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(36),
      I1 => add_const_state_0(4),
      I2 => add_const_state_0(68),
      O => \state_out0_carry__6\(37)
    );
\state_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(0),
      I1 => add_const_state_0(96),
      I2 => add_const_state_0(32),
      O => \state_out0_carry__6\(1)
    );
\state_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(3),
      I1 => Q(39),
      I2 => add_const_state(30),
      O => D(2)
    );
\state_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(37),
      I1 => add_const_state_0(5),
      I2 => add_const_state_0(69),
      O => \state_out0_carry__6\(38)
    );
\state_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(38),
      I1 => add_const_state_0(6),
      I2 => add_const_state_0(70),
      O => \state_out0_carry__6\(39)
    );
\state_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(39),
      I1 => add_const_state_0(7),
      I2 => add_const_state_0(71),
      O => \state_out0_carry__6\(40)
    );
\state_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(40),
      I1 => add_const_state_0(8),
      I2 => add_const_state_0(72),
      O => \state_out0_carry__6\(41)
    );
\state_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(41),
      I1 => add_const_state_0(9),
      I2 => add_const_state_0(73),
      O => \state_out0_carry__6\(42)
    );
\state_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(42),
      I1 => add_const_state_0(10),
      I2 => add_const_state_0(74),
      O => \state_out0_carry__6\(43)
    );
\state_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(43),
      I1 => add_const_state_0(11),
      I2 => add_const_state_0(75),
      O => \state_out0_carry__6\(44)
    );
\state_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(44),
      I1 => add_const_state_0(12),
      I2 => add_const_state_0(76),
      O => \state_out0_carry__6\(45)
    );
\state_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(45),
      I1 => add_const_state_0(13),
      I2 => add_const_state_0(77),
      O => \state_out0_carry__6\(46)
    );
\state_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(46),
      I1 => add_const_state_0(14),
      I2 => add_const_state_0(78),
      O => \state_out0_carry__6\(47)
    );
\state_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(1),
      I1 => add_const_state_0(97),
      I2 => add_const_state_0(33),
      O => \state_out0_carry__6\(2)
    );
\state_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(47),
      I1 => add_const_state_0(15),
      I2 => add_const_state_0(79),
      O => \state_out0_carry__6\(48)
    );
\state_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(48),
      I1 => add_const_state_0(16),
      I2 => add_const_state_0(80),
      O => \state_out0_carry__6\(49)
    );
\state_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(49),
      I1 => add_const_state_0(17),
      I2 => add_const_state_0(81),
      O => \state_out0_carry__6\(50)
    );
\state_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(50),
      I1 => add_const_state_0(18),
      I2 => add_const_state_0(82),
      O => \state_out0_carry__6\(51)
    );
\state_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(51),
      I1 => add_const_state_0(19),
      I2 => add_const_state_0(83),
      O => \state_out0_carry__6\(52)
    );
\state_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(52),
      I1 => add_const_state_0(20),
      I2 => add_const_state_0(84),
      O => \state_out0_carry__6\(53)
    );
\state_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(53),
      I1 => add_const_state_0(21),
      I2 => add_const_state_0(85),
      O => \state_out0_carry__6\(54)
    );
\state_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(54),
      I1 => add_const_state_0(22),
      I2 => add_const_state_0(86),
      O => \state_out0_carry__6\(55)
    );
\state_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(55),
      I1 => add_const_state_0(23),
      I2 => add_const_state_0(87),
      O => \state_out0_carry__6\(56)
    );
\state_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(56),
      I1 => add_const_state_0(24),
      I2 => add_const_state_0(88),
      O => \state_out0_carry__6\(57)
    );
\state_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(2),
      I1 => add_const_state_0(98),
      I2 => add_const_state_0(34),
      O => \state_out0_carry__6\(3)
    );
\state_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(57),
      I1 => add_const_state_0(25),
      I2 => add_const_state_0(89),
      O => \state_out0_carry__6\(58)
    );
\state_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(58),
      I1 => add_const_state_0(26),
      I2 => add_const_state_0(90),
      O => \state_out0_carry__6\(59)
    );
\state_out[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(56),
      I1 => add_const_state(24),
      I2 => Q(33),
      O => D(11)
    );
\state_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(59),
      I1 => add_const_state_0(27),
      I2 => add_const_state_0(91),
      O => \state_out0_carry__6\(60)
    );
\state_out[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(57),
      I1 => add_const_state(25),
      I2 => Q(34),
      O => D(12)
    );
\state_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(60),
      I1 => add_const_state_0(28),
      I2 => add_const_state_0(92),
      O => \state_out0_carry__6\(61)
    );
\state_out[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(58),
      I1 => add_const_state(26),
      I2 => Q(35),
      O => D(13)
    );
\state_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(62),
      I1 => add_const_state_0(30),
      I2 => add_const_state_0(94),
      O => \state_out0_carry__6\(62)
    );
\state_out[65]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(5),
      I1 => add_const_state(28),
      I2 => Q(37),
      O => D(14)
    );
\state_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(63),
      I1 => add_const_state_0(31),
      I2 => add_const_state_0(95),
      O => \state_out0_carry__6\(63)
    );
\state_out[66]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(6),
      I1 => add_const_state(29),
      I2 => Q(38),
      O => D(15)
    );
\state_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(64),
      I1 => add_const_state_0(32),
      I2 => add_const_state_0(96),
      O => \state_out0_carry__6\(64)
    );
\state_out[67]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(7),
      I1 => add_const_state(30),
      I2 => Q(39),
      O => D(16)
    );
\state_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(65),
      I1 => add_const_state_0(33),
      I2 => add_const_state_0(97),
      O => \state_out0_carry__6\(65)
    );
\state_out[68]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(8),
      I1 => add_const_state(31),
      I2 => Q(40),
      O => D(17)
    );
\state_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(66),
      I1 => add_const_state_0(34),
      I2 => add_const_state_0(98),
      O => \state_out0_carry__6\(66)
    );
\state_out[69]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(9),
      I1 => add_const_state(32),
      I2 => Q(41),
      O => D(18)
    );
\state_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(3),
      I1 => add_const_state_0(99),
      I2 => add_const_state_0(35),
      O => \state_out0_carry__6\(4)
    );
\state_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(67),
      I1 => add_const_state_0(35),
      I2 => add_const_state_0(99),
      O => \state_out0_carry__6\(67)
    );
\state_out[70]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(10),
      I1 => add_const_state(33),
      I2 => Q(42),
      O => D(19)
    );
\state_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(68),
      I1 => add_const_state_0(36),
      I2 => add_const_state_0(100),
      O => \state_out0_carry__6\(68)
    );
\state_out[71]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(11),
      I1 => add_const_state(34),
      I2 => Q(43),
      O => D(20)
    );
\state_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(69),
      I1 => add_const_state_0(37),
      I2 => add_const_state_0(101),
      O => \state_out0_carry__6\(69)
    );
\state_out[72]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(12),
      I1 => add_const_state(35),
      I2 => Q(44),
      O => D(21)
    );
\state_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(70),
      I1 => add_const_state_0(38),
      I2 => add_const_state_0(102),
      O => \state_out0_carry__6\(70)
    );
\state_out[73]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(13),
      I1 => add_const_state(36),
      I2 => Q(45),
      O => D(22)
    );
\state_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(71),
      I1 => add_const_state_0(39),
      I2 => add_const_state_0(103),
      O => \state_out0_carry__6\(71)
    );
\state_out[74]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(14),
      I1 => add_const_state(37),
      I2 => Q(46),
      O => D(23)
    );
\state_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(72),
      I1 => add_const_state_0(40),
      I2 => add_const_state_0(104),
      O => \state_out0_carry__6\(72)
    );
\state_out[75]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(15),
      I1 => add_const_state(38),
      I2 => Q(47),
      O => D(24)
    );
\state_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(73),
      I1 => add_const_state_0(41),
      I2 => add_const_state_0(105),
      O => \state_out0_carry__6\(73)
    );
\state_out[76]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(16),
      I1 => add_const_state(39),
      I2 => Q(48),
      O => D(25)
    );
\state_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(74),
      I1 => add_const_state_0(42),
      I2 => add_const_state_0(106),
      O => \state_out0_carry__6\(74)
    );
\state_out[77]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(17),
      I1 => add_const_state(40),
      I2 => Q(49),
      O => D(26)
    );
\state_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(75),
      I1 => add_const_state_0(43),
      I2 => add_const_state_0(107),
      O => \state_out0_carry__6\(75)
    );
\state_out[78]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(18),
      I1 => add_const_state(41),
      I2 => Q(50),
      O => D(27)
    );
\state_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(76),
      I1 => add_const_state_0(44),
      I2 => add_const_state_0(108),
      O => \state_out0_carry__6\(76)
    );
\state_out[79]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(19),
      I1 => add_const_state(42),
      I2 => Q(51),
      O => D(28)
    );
\state_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(4),
      I1 => add_const_state_0(100),
      I2 => add_const_state_0(36),
      O => \state_out0_carry__6\(5)
    );
\state_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(77),
      I1 => add_const_state_0(45),
      I2 => add_const_state_0(109),
      O => \state_out0_carry__6\(77)
    );
\state_out[80]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(20),
      I1 => add_const_state(43),
      I2 => Q(52),
      O => D(29)
    );
\state_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(78),
      I1 => add_const_state_0(46),
      I2 => add_const_state_0(110),
      O => \state_out0_carry__6\(78)
    );
\state_out[81]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(21),
      I1 => add_const_state(44),
      I2 => Q(53),
      O => D(30)
    );
\state_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(79),
      I1 => add_const_state_0(47),
      I2 => add_const_state_0(111),
      O => \state_out0_carry__6\(79)
    );
\state_out[82]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(22),
      I1 => add_const_state(45),
      I2 => Q(54),
      O => D(31)
    );
\state_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(80),
      I1 => add_const_state_0(48),
      I2 => add_const_state_0(112),
      O => \state_out0_carry__6\(80)
    );
\state_out[83]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(23),
      I1 => add_const_state(46),
      I2 => Q(55),
      O => D(32)
    );
\state_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(81),
      I1 => add_const_state_0(49),
      I2 => add_const_state_0(113),
      O => \state_out0_carry__6\(81)
    );
\state_out[84]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(24),
      I1 => add_const_state(47),
      I2 => Q(56),
      O => D(33)
    );
\state_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(82),
      I1 => add_const_state_0(50),
      I2 => add_const_state_0(114),
      O => \state_out0_carry__6\(82)
    );
\state_out[85]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(25),
      I1 => add_const_state(48),
      I2 => Q(57),
      O => D(34)
    );
\state_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(83),
      I1 => add_const_state_0(51),
      I2 => add_const_state_0(115),
      O => \state_out0_carry__6\(83)
    );
\state_out[86]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(26),
      I1 => add_const_state(49),
      I2 => Q(58),
      O => D(35)
    );
\state_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(84),
      I1 => add_const_state_0(52),
      I2 => add_const_state_0(116),
      O => \state_out0_carry__6\(84)
    );
\state_out[87]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(27),
      I1 => add_const_state(50),
      I2 => Q(59),
      O => D(36)
    );
\state_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(85),
      I1 => add_const_state_0(53),
      I2 => add_const_state_0(117),
      O => \state_out0_carry__6\(85)
    );
\state_out[88]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(28),
      I1 => add_const_state(51),
      I2 => Q(60),
      O => D(37)
    );
\state_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(86),
      I1 => add_const_state_0(54),
      I2 => add_const_state_0(118),
      O => \state_out0_carry__6\(86)
    );
\state_out[89]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(29),
      I1 => add_const_state(52),
      I2 => Q(61),
      O => D(38)
    );
\state_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(5),
      I1 => add_const_state_0(101),
      I2 => add_const_state_0(37),
      O => \state_out0_carry__6\(6)
    );
\state_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(87),
      I1 => add_const_state_0(55),
      I2 => add_const_state_0(119),
      O => \state_out0_carry__6\(87)
    );
\state_out[90]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(30),
      I1 => add_const_state(53),
      I2 => Q(62),
      O => D(39)
    );
\state_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(88),
      I1 => add_const_state_0(56),
      I2 => add_const_state_0(120),
      O => \state_out0_carry__6\(88)
    );
\state_out[91]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(31),
      I1 => add_const_state(54),
      I2 => Q(63),
      O => D(40)
    );
\state_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(89),
      I1 => add_const_state_0(57),
      I2 => add_const_state_0(121),
      O => \state_out0_carry__6\(89)
    );
\state_out[92]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(32),
      I1 => add_const_state(55),
      I2 => Q(64),
      O => D(41)
    );
\state_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(90),
      I1 => add_const_state_0(58),
      I2 => add_const_state_0(122),
      O => \state_out0_carry__6\(90)
    );
\state_out[93]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(33),
      I1 => add_const_state(56),
      I2 => Q(65),
      O => D(42)
    );
\state_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(91),
      I1 => add_const_state_0(59),
      I2 => add_const_state_0(123),
      O => \state_out0_carry__6\(91)
    );
\state_out[94]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(34),
      I1 => add_const_state(57),
      I2 => Q(66),
      O => D(43)
    );
\state_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(92),
      I1 => add_const_state_0(60),
      I2 => add_const_state_0(124),
      O => \state_out0_carry__6\(92)
    );
\state_out[95]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(35),
      I1 => add_const_state(58),
      I2 => Q(67),
      O => D(44)
    );
\state_out[96]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A99A"
    )
        port map (
      I0 => add_const_state_0(93),
      I1 => add_const_state_0(61),
      I2 => plaintext(0),
      I3 => \state_out_reg[98]\(0),
      O => \state_out0_carry__6\(93)
    );
\state_out[96]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(36),
      I1 => CO(0),
      I2 => Q(0),
      O => D(45)
    );
\state_out[97]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A99A"
    )
        port map (
      I0 => add_const_state_0(94),
      I1 => add_const_state_0(62),
      I2 => plaintext(1),
      I3 => \state_out_reg[98]\(1),
      O => \state_out0_carry__6\(94)
    );
\state_out[97]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(37),
      I1 => Q(5),
      I2 => Q(1),
      O => D(46)
    );
\state_out[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA69"
    )
        port map (
      I0 => add_const_state_0(95),
      I1 => plaintext(2),
      I2 => \state_out_reg[98]\(2),
      I3 => add_const_state_0(63),
      O => \state_out0_carry__6\(95)
    );
\state_out[98]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(38),
      I1 => Q(6),
      I2 => Q(2),
      O => D(47)
    );
\state_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(96),
      I1 => add_const_state_0(64),
      I2 => add_const_state_0(0),
      O => \state_out0_carry__6\(96)
    );
\state_out[99]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(39),
      I1 => Q(7),
      I2 => Q(3),
      O => D(48)
    );
\state_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(6),
      I1 => add_const_state_0(102),
      I2 => add_const_state_0(38),
      O => \state_out0_carry__6\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_27 is
  port (
    sbox_state : out STD_LOGIC_VECTOR ( 55 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \state_out_reg[28]\ : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_27 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_27;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_27 is
begin
\state_out[10]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => \state_out_reg[28]\(37),
      I2 => add_const_state(37),
      O => sbox_state(9)
    );
\state_out[11]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => \state_out_reg[28]\(38),
      I2 => add_const_state(38),
      O => sbox_state(10)
    );
\state_out[12]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => \state_out_reg[28]\(39),
      I2 => add_const_state(39),
      O => sbox_state(11)
    );
\state_out[13]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => \state_out_reg[28]\(40),
      I2 => add_const_state(40),
      O => sbox_state(12)
    );
\state_out[14]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => \state_out_reg[28]\(41),
      I2 => add_const_state(41),
      O => sbox_state(13)
    );
\state_out[15]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => add_const_state(14),
      I1 => \state_out_reg[28]\(42),
      I2 => add_const_state(42),
      O => sbox_state(14)
    );
\state_out[16]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => \state_out_reg[28]\(43),
      I2 => add_const_state(43),
      O => sbox_state(15)
    );
\state_out[17]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => \state_out_reg[28]\(44),
      I2 => add_const_state(44),
      O => sbox_state(16)
    );
\state_out[18]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => \state_out_reg[28]\(45),
      I2 => add_const_state(45),
      O => sbox_state(17)
    );
\state_out[19]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => \state_out_reg[28]\(46),
      I2 => add_const_state(46),
      O => sbox_state(18)
    );
\state_out[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => \state_out_reg[28]\(28),
      I2 => add_const_state(28),
      O => sbox_state(0)
    );
\state_out[20]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => \state_out_reg[28]\(47),
      I2 => add_const_state(47),
      O => sbox_state(19)
    );
\state_out[21]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => \state_out_reg[28]\(48),
      I2 => add_const_state(48),
      O => sbox_state(20)
    );
\state_out[22]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => \state_out_reg[28]\(49),
      I2 => add_const_state(49),
      O => sbox_state(21)
    );
\state_out[23]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => add_const_state(22),
      I1 => \state_out_reg[28]\(50),
      I2 => add_const_state(50),
      O => sbox_state(22)
    );
\state_out[24]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => \state_out_reg[28]\(51),
      I2 => add_const_state(51),
      O => sbox_state(23)
    );
\state_out[25]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => \state_out_reg[28]\(52),
      I2 => add_const_state(52),
      O => sbox_state(24)
    );
\state_out[26]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => \state_out_reg[28]\(53),
      I2 => add_const_state(53),
      O => sbox_state(25)
    );
\state_out[27]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => \state_out_reg[28]\(54),
      I2 => add_const_state(54),
      O => sbox_state(26)
    );
\state_out[28]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => \state_out_reg[28]\(55),
      I2 => add_const_state(55),
      O => sbox_state(27)
    );
\state_out[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => \state_out_reg[28]\(29),
      I2 => add_const_state(29),
      O => sbox_state(1)
    );
\state_out[33]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(0),
      I2 => \state_out_reg[28]\(0),
      O => sbox_state(28)
    );
\state_out[34]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(1),
      I2 => \state_out_reg[28]\(1),
      O => sbox_state(29)
    );
\state_out[35]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(2),
      I2 => \state_out_reg[28]\(2),
      O => sbox_state(30)
    );
\state_out[36]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(3),
      I2 => \state_out_reg[28]\(3),
      O => sbox_state(31)
    );
\state_out[37]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(4),
      I2 => \state_out_reg[28]\(4),
      O => sbox_state(32)
    );
\state_out[38]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(5),
      I2 => \state_out_reg[28]\(5),
      O => sbox_state(33)
    );
\state_out[39]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(6),
      I2 => \state_out_reg[28]\(6),
      O => sbox_state(34)
    );
\state_out[3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => \state_out_reg[28]\(30),
      I2 => add_const_state(30),
      O => sbox_state(2)
    );
\state_out[40]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(7),
      I2 => \state_out_reg[28]\(7),
      O => sbox_state(35)
    );
\state_out[41]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(8),
      I2 => \state_out_reg[28]\(8),
      O => sbox_state(36)
    );
\state_out[42]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(9),
      I2 => \state_out_reg[28]\(9),
      O => sbox_state(37)
    );
\state_out[43]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(10),
      I2 => \state_out_reg[28]\(10),
      O => sbox_state(38)
    );
\state_out[44]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(11),
      I2 => \state_out_reg[28]\(11),
      O => sbox_state(39)
    );
\state_out[45]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(12),
      I2 => \state_out_reg[28]\(12),
      O => sbox_state(40)
    );
\state_out[46]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(13),
      I2 => \state_out_reg[28]\(13),
      O => sbox_state(41)
    );
\state_out[47]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(14),
      I2 => \state_out_reg[28]\(14),
      O => sbox_state(42)
    );
\state_out[48]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(15),
      I2 => \state_out_reg[28]\(15),
      O => sbox_state(43)
    );
\state_out[49]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(16),
      I2 => \state_out_reg[28]\(16),
      O => sbox_state(44)
    );
\state_out[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => \state_out_reg[28]\(31),
      I2 => add_const_state(31),
      O => sbox_state(3)
    );
\state_out[50]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(17),
      I2 => \state_out_reg[28]\(17),
      O => sbox_state(45)
    );
\state_out[51]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(18),
      I2 => \state_out_reg[28]\(18),
      O => sbox_state(46)
    );
\state_out[52]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(19),
      I2 => \state_out_reg[28]\(19),
      O => sbox_state(47)
    );
\state_out[53]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(48),
      I1 => add_const_state(20),
      I2 => \state_out_reg[28]\(20),
      O => sbox_state(48)
    );
\state_out[54]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(49),
      I1 => add_const_state(21),
      I2 => \state_out_reg[28]\(21),
      O => sbox_state(49)
    );
\state_out[55]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => add_const_state(50),
      I1 => add_const_state(22),
      I2 => \state_out_reg[28]\(22),
      O => sbox_state(50)
    );
\state_out[56]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(51),
      I1 => add_const_state(23),
      I2 => \state_out_reg[28]\(23),
      O => sbox_state(51)
    );
\state_out[57]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(52),
      I1 => add_const_state(24),
      I2 => \state_out_reg[28]\(24),
      O => sbox_state(52)
    );
\state_out[58]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(53),
      I1 => add_const_state(25),
      I2 => \state_out_reg[28]\(25),
      O => sbox_state(53)
    );
\state_out[59]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(54),
      I1 => add_const_state(26),
      I2 => \state_out_reg[28]\(26),
      O => sbox_state(54)
    );
\state_out[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => \state_out_reg[28]\(32),
      I2 => add_const_state(32),
      O => sbox_state(4)
    );
\state_out[60]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(55),
      I1 => add_const_state(27),
      I2 => \state_out_reg[28]\(27),
      O => sbox_state(55)
    );
\state_out[6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => \state_out_reg[28]\(33),
      I2 => add_const_state(33),
      O => sbox_state(5)
    );
\state_out[7]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => add_const_state(6),
      I1 => \state_out_reg[28]\(34),
      I2 => add_const_state(34),
      O => sbox_state(6)
    );
\state_out[8]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => \state_out_reg[28]\(35),
      I2 => add_const_state(35),
      O => sbox_state(7)
    );
\state_out[9]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => \state_out_reg[28]\(36),
      I2 => add_const_state(36),
      O => sbox_state(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_sbox_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \state_out_reg[127]\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbox_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 47 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[31]_inv\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \state_out_reg[96]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_sbox_29 : entity is "ascon_sbox";
end design_ascon_ascon_core_0_2_ascon_sbox_29;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_sbox_29 is
begin
\state_out[100]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(36),
      I1 => \state_out_reg[31]_inv\(4),
      I2 => add_const_state_0(3),
      O => \state_out_reg[127]\(40)
    );
\state_out[101]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(37),
      I1 => \state_out_reg[31]_inv\(5),
      I2 => add_const_state_0(4),
      O => \state_out_reg[127]\(41)
    );
\state_out[102]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(38),
      I1 => \state_out_reg[31]_inv\(6),
      I2 => add_const_state_0(5),
      O => \state_out_reg[127]\(42)
    );
\state_out[103]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(39),
      I1 => \state_out_reg[31]_inv\(7),
      I2 => add_const_state_0(6),
      O => \state_out_reg[127]\(43)
    );
\state_out[104]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(40),
      I1 => \state_out_reg[31]_inv\(8),
      I2 => add_const_state_0(7),
      O => \state_out_reg[127]\(44)
    );
\state_out[105]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(41),
      I1 => \state_out_reg[31]_inv\(9),
      I2 => add_const_state_0(8),
      O => \state_out_reg[127]\(45)
    );
\state_out[106]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(42),
      I1 => \state_out_reg[31]_inv\(10),
      I2 => add_const_state_0(9),
      O => \state_out_reg[127]\(46)
    );
\state_out[107]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(43),
      I1 => \state_out_reg[31]_inv\(11),
      I2 => add_const_state_0(10),
      O => \state_out_reg[127]\(47)
    );
\state_out[108]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(44),
      I1 => \state_out_reg[31]_inv\(12),
      I2 => add_const_state_0(11),
      O => \state_out_reg[127]\(48)
    );
\state_out[109]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(45),
      I1 => \state_out_reg[31]_inv\(13),
      I2 => add_const_state_0(12),
      O => \state_out_reg[127]\(49)
    );
\state_out[10]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(6),
      I1 => Q(30),
      I2 => add_const_state(30),
      O => D(6)
    );
\state_out[110]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(46),
      I1 => \state_out_reg[31]_inv\(14),
      I2 => add_const_state_0(13),
      O => \state_out_reg[127]\(50)
    );
\state_out[111]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(47),
      I1 => \state_out_reg[31]_inv\(15),
      I2 => add_const_state_0(14),
      O => \state_out_reg[127]\(51)
    );
\state_out[112]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(48),
      I1 => \state_out_reg[31]_inv\(16),
      I2 => add_const_state_0(15),
      O => \state_out_reg[127]\(52)
    );
\state_out[113]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(49),
      I1 => \state_out_reg[31]_inv\(17),
      I2 => add_const_state_0(16),
      O => \state_out_reg[127]\(53)
    );
\state_out[114]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(50),
      I1 => \state_out_reg[31]_inv\(18),
      I2 => add_const_state_0(17),
      O => \state_out_reg[127]\(54)
    );
\state_out[115]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(51),
      I1 => \state_out_reg[31]_inv\(19),
      I2 => add_const_state_0(18),
      O => \state_out_reg[127]\(55)
    );
\state_out[116]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(52),
      I1 => \state_out_reg[31]_inv\(20),
      I2 => add_const_state_0(19),
      O => \state_out_reg[127]\(56)
    );
\state_out[117]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(53),
      I1 => \state_out_reg[31]_inv\(21),
      I2 => add_const_state_0(20),
      O => \state_out_reg[127]\(57)
    );
\state_out[118]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(54),
      I1 => \state_out_reg[31]_inv\(22),
      I2 => add_const_state_0(21),
      O => \state_out_reg[127]\(58)
    );
\state_out[119]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(55),
      I1 => \state_out_reg[31]_inv\(23),
      I2 => add_const_state_0(22),
      O => \state_out_reg[127]\(59)
    );
\state_out[11]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(7),
      I1 => Q(31),
      I2 => add_const_state(31),
      O => D(7)
    );
\state_out[120]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(56),
      I1 => \state_out_reg[31]_inv\(24),
      I2 => add_const_state_0(23),
      O => \state_out_reg[127]\(60)
    );
\state_out[121]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(57),
      I1 => \state_out_reg[31]_inv\(25),
      I2 => add_const_state_0(24),
      O => \state_out_reg[127]\(61)
    );
\state_out[122]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(58),
      I1 => \state_out_reg[31]_inv\(26),
      I2 => add_const_state_0(25),
      O => \state_out_reg[127]\(62)
    );
\state_out[123]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(59),
      I1 => \state_out_reg[31]_inv\(27),
      I2 => add_const_state_0(26),
      O => \state_out_reg[127]\(63)
    );
\state_out[124]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(60),
      I1 => \state_out_reg[31]_inv\(28),
      I2 => add_const_state_0(27),
      O => \state_out_reg[127]\(64)
    );
\state_out[125]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(61),
      I1 => \state_out_reg[31]_inv\(29),
      I2 => add_const_state_0(28),
      O => \state_out_reg[127]\(65)
    );
\state_out[126]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(62),
      I1 => \state_out_reg[31]_inv\(30),
      I2 => add_const_state_0(29),
      O => \state_out_reg[127]\(66)
    );
\state_out[127]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(63),
      I1 => \state_out_reg[31]_inv\(31),
      I2 => add_const_state_0(30),
      O => \state_out_reg[127]\(67)
    );
\state_out[12]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(8),
      I1 => Q(32),
      I2 => add_const_state(32),
      O => D(8)
    );
\state_out[13]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(9),
      I1 => Q(33),
      I2 => add_const_state(33),
      O => D(9)
    );
\state_out[14]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(10),
      I1 => Q(34),
      I2 => add_const_state(34),
      O => D(10)
    );
\state_out[15]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(11),
      I1 => Q(35),
      I2 => add_const_state(35),
      O => D(11)
    );
\state_out[16]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(12),
      I1 => Q(36),
      I2 => add_const_state(36),
      O => D(12)
    );
\state_out[17]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(13),
      I1 => Q(37),
      I2 => add_const_state(37),
      O => D(13)
    );
\state_out[18]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(14),
      I1 => Q(38),
      I2 => add_const_state(38),
      O => D(14)
    );
\state_out[19]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(15),
      I1 => Q(39),
      I2 => add_const_state(39),
      O => D(15)
    );
\state_out[20]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(16),
      I1 => Q(40),
      I2 => add_const_state(40),
      O => D(16)
    );
\state_out[21]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(17),
      I1 => Q(41),
      I2 => add_const_state(41),
      O => D(17)
    );
\state_out[22]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(18),
      I1 => Q(42),
      I2 => add_const_state(42),
      O => D(18)
    );
\state_out[23]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(19),
      I1 => Q(43),
      I2 => add_const_state(43),
      O => D(19)
    );
\state_out[24]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(20),
      I1 => Q(44),
      I2 => add_const_state(44),
      O => D(20)
    );
\state_out[25]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(21),
      I1 => Q(45),
      I2 => add_const_state(45),
      O => D(21)
    );
\state_out[26]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(22),
      I1 => Q(46),
      I2 => add_const_state(46),
      O => D(22)
    );
\state_out[27]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(23),
      I1 => Q(47),
      I2 => add_const_state(47),
      O => D(23)
    );
\state_out[29]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(28),
      I1 => \state_out_reg[31]_inv\(61),
      I2 => add_const_state_0(60),
      O => \state_out_reg[127]\(0)
    );
\state_out[30]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(29),
      I1 => \state_out_reg[31]_inv\(62),
      I2 => add_const_state_0(61),
      O => \state_out_reg[127]\(1)
    );
\state_out[31]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => add_const_state_0(30),
      I1 => \state_out_reg[31]_inv\(63),
      I2 => add_const_state_0(62),
      O => sbox_state(0)
    );
\state_out[32]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_const_state_0(31),
      I1 => \state_out_reg[96]\(0),
      I2 => \state_out_reg[31]_inv\(0),
      O => \state_out_reg[127]\(2)
    );
\state_out[36]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(24),
      I1 => add_const_state(0),
      I2 => Q(0),
      O => D(24)
    );
\state_out[37]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(25),
      I1 => add_const_state(1),
      I2 => Q(1),
      O => D(25)
    );
\state_out[38]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(26),
      I1 => add_const_state(2),
      I2 => Q(2),
      O => D(26)
    );
\state_out[39]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(27),
      I1 => add_const_state(3),
      I2 => Q(3),
      O => D(27)
    );
\state_out[40]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(28),
      I1 => add_const_state(4),
      I2 => Q(4),
      O => D(28)
    );
\state_out[41]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(29),
      I1 => add_const_state(5),
      I2 => Q(5),
      O => D(29)
    );
\state_out[42]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(30),
      I1 => add_const_state(6),
      I2 => Q(6),
      O => D(30)
    );
\state_out[43]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(31),
      I1 => add_const_state(7),
      I2 => Q(7),
      O => D(31)
    );
\state_out[44]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(32),
      I1 => add_const_state(8),
      I2 => Q(8),
      O => D(32)
    );
\state_out[45]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(33),
      I1 => add_const_state(9),
      I2 => Q(9),
      O => D(33)
    );
\state_out[46]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(34),
      I1 => add_const_state(10),
      I2 => Q(10),
      O => D(34)
    );
\state_out[47]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(35),
      I1 => add_const_state(11),
      I2 => Q(11),
      O => D(35)
    );
\state_out[48]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(36),
      I1 => add_const_state(12),
      I2 => Q(12),
      O => D(36)
    );
\state_out[49]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(37),
      I1 => add_const_state(13),
      I2 => Q(13),
      O => D(37)
    );
\state_out[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(0),
      I1 => Q(24),
      I2 => add_const_state(24),
      O => D(0)
    );
\state_out[50]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(38),
      I1 => add_const_state(14),
      I2 => Q(14),
      O => D(38)
    );
\state_out[51]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(39),
      I1 => add_const_state(15),
      I2 => Q(15),
      O => D(39)
    );
\state_out[52]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(40),
      I1 => add_const_state(16),
      I2 => Q(16),
      O => D(40)
    );
\state_out[53]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(41),
      I1 => add_const_state(17),
      I2 => Q(17),
      O => D(41)
    );
\state_out[54]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(42),
      I1 => add_const_state(18),
      I2 => Q(18),
      O => D(42)
    );
\state_out[55]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(43),
      I1 => add_const_state(19),
      I2 => Q(19),
      O => D(43)
    );
\state_out[56]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(44),
      I1 => add_const_state(20),
      I2 => Q(20),
      O => D(44)
    );
\state_out[57]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(45),
      I1 => add_const_state(21),
      I2 => Q(21),
      O => D(45)
    );
\state_out[58]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(46),
      I1 => add_const_state(22),
      I2 => Q(22),
      O => D(46)
    );
\state_out[59]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(47),
      I1 => add_const_state(23),
      I2 => Q(23),
      O => D(47)
    );
\state_out[5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(1),
      I1 => Q(25),
      I2 => add_const_state(25),
      O => D(1)
    );
\state_out[61]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(60),
      I1 => add_const_state_0(28),
      I2 => \state_out_reg[31]_inv\(29),
      O => \state_out_reg[127]\(3)
    );
\state_out[62]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state_0(61),
      I1 => add_const_state_0(29),
      I2 => \state_out_reg[31]_inv\(30),
      O => \state_out_reg[127]\(4)
    );
\state_out[63]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => add_const_state_0(62),
      I1 => add_const_state_0(30),
      I2 => \state_out_reg[31]_inv\(31),
      O => sbox_state(1)
    );
\state_out[65]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(1),
      I1 => add_const_state_0(32),
      I2 => \state_out_reg[31]_inv\(33),
      O => \state_out_reg[127]\(5)
    );
\state_out[66]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(2),
      I1 => add_const_state_0(33),
      I2 => \state_out_reg[31]_inv\(34),
      O => \state_out_reg[127]\(6)
    );
\state_out[67]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(3),
      I1 => add_const_state_0(34),
      I2 => \state_out_reg[31]_inv\(35),
      O => \state_out_reg[127]\(7)
    );
\state_out[68]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(4),
      I1 => add_const_state_0(35),
      I2 => \state_out_reg[31]_inv\(36),
      O => \state_out_reg[127]\(8)
    );
\state_out[69]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(5),
      I1 => add_const_state_0(36),
      I2 => \state_out_reg[31]_inv\(37),
      O => \state_out_reg[127]\(9)
    );
\state_out[6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(2),
      I1 => Q(26),
      I2 => add_const_state(26),
      O => D(2)
    );
\state_out[70]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(6),
      I1 => add_const_state_0(37),
      I2 => \state_out_reg[31]_inv\(38),
      O => \state_out_reg[127]\(10)
    );
\state_out[71]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(7),
      I1 => add_const_state_0(38),
      I2 => \state_out_reg[31]_inv\(39),
      O => \state_out_reg[127]\(11)
    );
\state_out[72]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(8),
      I1 => add_const_state_0(39),
      I2 => \state_out_reg[31]_inv\(40),
      O => \state_out_reg[127]\(12)
    );
\state_out[73]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(9),
      I1 => add_const_state_0(40),
      I2 => \state_out_reg[31]_inv\(41),
      O => \state_out_reg[127]\(13)
    );
\state_out[74]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(10),
      I1 => add_const_state_0(41),
      I2 => \state_out_reg[31]_inv\(42),
      O => \state_out_reg[127]\(14)
    );
\state_out[75]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(11),
      I1 => add_const_state_0(42),
      I2 => \state_out_reg[31]_inv\(43),
      O => \state_out_reg[127]\(15)
    );
\state_out[76]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(12),
      I1 => add_const_state_0(43),
      I2 => \state_out_reg[31]_inv\(44),
      O => \state_out_reg[127]\(16)
    );
\state_out[77]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(13),
      I1 => add_const_state_0(44),
      I2 => \state_out_reg[31]_inv\(45),
      O => \state_out_reg[127]\(17)
    );
\state_out[78]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(14),
      I1 => add_const_state_0(45),
      I2 => \state_out_reg[31]_inv\(46),
      O => \state_out_reg[127]\(18)
    );
\state_out[79]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(15),
      I1 => add_const_state_0(46),
      I2 => \state_out_reg[31]_inv\(47),
      O => \state_out_reg[127]\(19)
    );
\state_out[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(3),
      I1 => Q(27),
      I2 => add_const_state(27),
      O => D(3)
    );
\state_out[80]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(16),
      I1 => add_const_state_0(47),
      I2 => \state_out_reg[31]_inv\(48),
      O => \state_out_reg[127]\(20)
    );
\state_out[81]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(17),
      I1 => add_const_state_0(48),
      I2 => \state_out_reg[31]_inv\(49),
      O => \state_out_reg[127]\(21)
    );
\state_out[82]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(18),
      I1 => add_const_state_0(49),
      I2 => \state_out_reg[31]_inv\(50),
      O => \state_out_reg[127]\(22)
    );
\state_out[83]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(19),
      I1 => add_const_state_0(50),
      I2 => \state_out_reg[31]_inv\(51),
      O => \state_out_reg[127]\(23)
    );
\state_out[84]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(20),
      I1 => add_const_state_0(51),
      I2 => \state_out_reg[31]_inv\(52),
      O => \state_out_reg[127]\(24)
    );
\state_out[85]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(21),
      I1 => add_const_state_0(52),
      I2 => \state_out_reg[31]_inv\(53),
      O => \state_out_reg[127]\(25)
    );
\state_out[86]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(22),
      I1 => add_const_state_0(53),
      I2 => \state_out_reg[31]_inv\(54),
      O => \state_out_reg[127]\(26)
    );
\state_out[87]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(23),
      I1 => add_const_state_0(54),
      I2 => \state_out_reg[31]_inv\(55),
      O => \state_out_reg[127]\(27)
    );
\state_out[88]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(24),
      I1 => add_const_state_0(55),
      I2 => \state_out_reg[31]_inv\(56),
      O => \state_out_reg[127]\(28)
    );
\state_out[89]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(25),
      I1 => add_const_state_0(56),
      I2 => \state_out_reg[31]_inv\(57),
      O => \state_out_reg[127]\(29)
    );
\state_out[8]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(4),
      I1 => Q(28),
      I2 => add_const_state(28),
      O => D(4)
    );
\state_out[90]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(26),
      I1 => add_const_state_0(57),
      I2 => \state_out_reg[31]_inv\(58),
      O => \state_out_reg[127]\(30)
    );
\state_out[91]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(27),
      I1 => add_const_state_0(58),
      I2 => \state_out_reg[31]_inv\(59),
      O => \state_out_reg[127]\(31)
    );
\state_out[92]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(28),
      I1 => add_const_state_0(59),
      I2 => \state_out_reg[31]_inv\(60),
      O => \state_out_reg[127]\(32)
    );
\state_out[93]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(29),
      I1 => add_const_state_0(60),
      I2 => \state_out_reg[31]_inv\(61),
      O => \state_out_reg[127]\(33)
    );
\state_out[94]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(30),
      I1 => add_const_state_0(61),
      I2 => \state_out_reg[31]_inv\(62),
      O => \state_out_reg[127]\(34)
    );
\state_out[95]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(31),
      I1 => add_const_state_0(62),
      I2 => \state_out_reg[31]_inv\(63),
      O => \state_out_reg[127]\(35)
    );
\state_out[96]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(32),
      I1 => \state_out_reg[31]_inv\(0),
      I2 => \state_out_reg[96]\(0),
      O => \state_out_reg[127]\(36)
    );
\state_out[97]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(33),
      I1 => \state_out_reg[31]_inv\(1),
      I2 => add_const_state_0(0),
      O => \state_out_reg[127]\(37)
    );
\state_out[98]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(34),
      I1 => \state_out_reg[31]_inv\(2),
      I2 => add_const_state_0(1),
      O => \state_out_reg[127]\(38)
    );
\state_out[99]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \state_out_reg[31]_inv\(35),
      I1 => \state_out_reg[31]_inv\(3),
      I2 => add_const_state_0(2),
      O => \state_out_reg[127]\(39)
    );
\state_out[9]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_const_state(5),
      I1 => Q(29),
      I2 => add_const_state(29),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 59 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 68 downto 0 );
    \state_out_reg[124]_0\ : out STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[61]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[40]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[33]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[32]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[22]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[12]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sbox_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 108 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[43]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[51]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[55]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[59]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[35]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[39]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[43]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[47]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[51]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[55]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[96]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[127]_1\ : in STD_LOGIC_VECTOR ( 78 downto 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round is
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \round_state[10]\ : STD_LOGIC_VECTOR ( 127 downto 93 );
  signal sbox_state_0 : STD_LOGIC_VECTOR ( 59 downto 4 );
  signal \^state_out_reg[124]_0\ : STD_LOGIC_VECTOR ( 119 downto 0 );
begin
  add_const_state(59 downto 0) <= \^add_const_state\(59 downto 0);
  \state_out_reg[124]_0\(119 downto 0) <= \^state_out_reg[124]_0\(119 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_28
     port map (
      CO(0) => CO(0),
      Q(60 downto 0) => Q(60 downto 0),
      S(1 downto 0) => S(1 downto 0),
      add_const_state(59 downto 0) => \^add_const_state\(59 downto 0),
      \state_out0_carry__13_0\(32 downto 30) => \^state_out_reg[124]_0\(60 downto 58),
      \state_out0_carry__13_0\(29 downto 28) => \^state_out_reg[124]_0\(56 downto 55),
      \state_out0_carry__13_0\(27) => \^state_out_reg[124]_0\(52),
      \state_out0_carry__13_0\(26 downto 23) => \^state_out_reg[124]_0\(49 downto 46),
      \state_out0_carry__13_0\(22 downto 20) => \^state_out_reg[124]_0\(44 downto 42),
      \state_out0_carry__13_0\(19 downto 18) => \^state_out_reg[124]_0\(40 downto 39),
      \state_out0_carry__13_0\(17) => \^state_out_reg[124]_0\(37),
      \state_out0_carry__13_0\(16 downto 12) => \^state_out_reg[124]_0\(33 downto 29),
      \state_out0_carry__13_0\(11) => \^state_out_reg[124]_0\(25),
      \state_out0_carry__13_0\(10 downto 7) => \^state_out_reg[124]_0\(22 downto 19),
      \state_out0_carry__13_0\(6 downto 2) => \^state_out_reg[124]_0\(14 downto 10),
      \state_out0_carry__13_0\(1) => \^state_out_reg[124]_0\(4),
      \state_out0_carry__13_0\(0) => \^state_out_reg[124]_0\(1),
      \state_out_reg[127]\(2 downto 0) => \state_out_reg[127]_0\(2 downto 0),
      \state_out_reg[12]\(2 downto 0) => \state_out_reg[12]_0\(2 downto 0),
      \state_out_reg[14]\(1 downto 0) => \state_out_reg[14]_0\(1 downto 0),
      \state_out_reg[20]\(1 downto 0) => \state_out_reg[20]_0\(1 downto 0),
      \state_out_reg[22]\(1 downto 0) => \state_out_reg[22]_0\(1 downto 0),
      \state_out_reg[25]\(0) => \state_out_reg[25]_0\(0),
      \state_out_reg[32]\(3 downto 0) => \state_out_reg[32]_0\(3 downto 0),
      \state_out_reg[33]\(0) => \state_out_reg[33]_0\(0),
      \state_out_reg[35]\(0) => \state_out_reg[35]_0\(0),
      \state_out_reg[39]\(1 downto 0) => \state_out_reg[39]_0\(1 downto 0),
      \state_out_reg[40]\(2 downto 0) => \state_out_reg[40]_0\(2 downto 0),
      \state_out_reg[43]\(0) => \state_out_reg[43]_0\(0),
      \state_out_reg[43]_0\(0) => \state_out_reg[43]_1\(0),
      \state_out_reg[44]\(2 downto 0) => \state_out_reg[44]_0\(2 downto 0),
      \state_out_reg[47]\(1 downto 0) => \state_out_reg[47]_0\(1 downto 0),
      \state_out_reg[48]\(2 downto 0) => \state_out_reg[48]_0\(2 downto 0),
      \state_out_reg[4]\(1 downto 0) => \state_out_reg[4]_0\(1 downto 0),
      \state_out_reg[51]\(2 downto 0) => \state_out_reg[51]_0\(2 downto 0),
      \state_out_reg[51]_0\(2 downto 0) => \state_out_reg[51]_1\(2 downto 0),
      \state_out_reg[52]\(1 downto 0) => \state_out_reg[52]_0\(1 downto 0),
      \state_out_reg[55]\(2 downto 0) => \state_out_reg[55]_0\(2 downto 0),
      \state_out_reg[55]_0\(0) => \state_out_reg[55]_1\(0),
      \state_out_reg[56]\(1 downto 0) => \state_out_reg[56]_0\(1 downto 0),
      \state_out_reg[59]\(1 downto 0) => \state_out_reg[59]_0\(1 downto 0),
      \state_out_reg[59]_0\(3 downto 0) => \state_out_reg[59]_1\(3 downto 0),
      \state_out_reg[60]\(2 downto 0) => \state_out_reg[60]_0\(2 downto 0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_29
     port map (
      D(47 downto 24) => sbox_state_0(59 downto 36),
      D(23 downto 0) => sbox_state_0(27 downto 4),
      Q(47 downto 0) => Q(108 downto 61),
      add_const_state(47 downto 24) => \^add_const_state\(55 downto 32),
      add_const_state(23 downto 0) => \^add_const_state\(23 downto 0),
      add_const_state_0(62 downto 0) => add_const_state_0(62 downto 0),
      sbox_state(1 downto 0) => sbox_state(1 downto 0),
      \state_out_reg[127]\(67 downto 0) => D(68 downto 1),
      \state_out_reg[31]_inv\(63 downto 61) => \round_state[10]\(127 downto 125),
      \state_out_reg[31]_inv\(60 downto 33) => \^state_out_reg[124]_0\(119 downto 92),
      \state_out_reg[31]_inv\(32 downto 29) => \round_state[10]\(96 downto 93),
      \state_out_reg[31]_inv\(28 downto 1) => \^state_out_reg[124]_0\(91 downto 64),
      \state_out_reg[31]_inv\(0) => \^state_out_reg[124]_0\(0),
      \state_out_reg[96]\(0) => \state_out_reg[96]_0\(0)
    );
\state_out0_carry__14_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_out_reg[124]_0\(61),
      O => \state_out_reg[61]_0\(0)
    );
\state_out[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \state_out_reg[96]_0\(0),
      I1 => add_const_state_0(31),
      I2 => \round_state[10]\(96),
      I3 => \^state_out_reg[124]_0\(0),
      O => D(0)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(0),
      Q => \^state_out_reg[124]_0\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(51),
      Q => \^state_out_reg[124]_0\(95)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(52),
      Q => \^state_out_reg[124]_0\(96)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(53),
      Q => \^state_out_reg[124]_0\(97)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(54),
      Q => \^state_out_reg[124]_0\(98)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(55),
      Q => \^state_out_reg[124]_0\(99)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(56),
      Q => \^state_out_reg[124]_0\(100)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(57),
      Q => \^state_out_reg[124]_0\(101)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(58),
      Q => \^state_out_reg[124]_0\(102)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(59),
      Q => \^state_out_reg[124]_0\(103)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(60),
      Q => \^state_out_reg[124]_0\(104)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(10),
      Q => \^state_out_reg[124]_0\(10)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(61),
      Q => \^state_out_reg[124]_0\(105)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(62),
      Q => \^state_out_reg[124]_0\(106)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(63),
      Q => \^state_out_reg[124]_0\(107)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(64),
      Q => \^state_out_reg[124]_0\(108)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(65),
      Q => \^state_out_reg[124]_0\(109)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(66),
      Q => \^state_out_reg[124]_0\(110)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(67),
      Q => \^state_out_reg[124]_0\(111)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(68),
      Q => \^state_out_reg[124]_0\(112)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(69),
      Q => \^state_out_reg[124]_0\(113)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(70),
      Q => \^state_out_reg[124]_0\(114)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(11),
      Q => \^state_out_reg[124]_0\(11)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(71),
      Q => \^state_out_reg[124]_0\(115)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(72),
      Q => \^state_out_reg[124]_0\(116)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(73),
      Q => \^state_out_reg[124]_0\(117)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(74),
      Q => \^state_out_reg[124]_0\(118)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(75),
      Q => \^state_out_reg[124]_0\(119)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(76),
      Q => \round_state[10]\(125)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(77),
      Q => \round_state[10]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(78),
      Q => \round_state[10]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(12),
      Q => \^state_out_reg[124]_0\(12)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(13),
      Q => \^state_out_reg[124]_0\(13)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(14),
      Q => \^state_out_reg[124]_0\(14)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(15),
      Q => \^state_out_reg[124]_0\(15)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(16),
      Q => \^state_out_reg[124]_0\(16)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(17),
      Q => \^state_out_reg[124]_0\(17)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(18),
      Q => \^state_out_reg[124]_0\(18)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(19),
      Q => \^state_out_reg[124]_0\(19)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(1),
      Q => \^state_out_reg[124]_0\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(20),
      Q => \^state_out_reg[124]_0\(20)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(21),
      Q => \^state_out_reg[124]_0\(21)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(22),
      Q => \^state_out_reg[124]_0\(22)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(23),
      Q => \^state_out_reg[124]_0\(23)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(24),
      Q => \^state_out_reg[124]_0\(24)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(25),
      Q => \^state_out_reg[124]_0\(25)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(26),
      Q => \^state_out_reg[124]_0\(26)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(27),
      Q => \^state_out_reg[124]_0\(27)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(4),
      Q => \^state_out_reg[124]_0\(28)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(5),
      Q => \^state_out_reg[124]_0\(29)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(2),
      Q => \^state_out_reg[124]_0\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(6),
      Q => \^state_out_reg[124]_0\(30)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(7),
      Q => \^state_out_reg[124]_0\(31)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(8),
      Q => \^state_out_reg[124]_0\(32)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(9),
      Q => \^state_out_reg[124]_0\(33)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(10),
      Q => \^state_out_reg[124]_0\(34)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(11),
      Q => \^state_out_reg[124]_0\(35)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(36),
      Q => \^state_out_reg[124]_0\(36)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(37),
      Q => \^state_out_reg[124]_0\(37)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(38),
      Q => \^state_out_reg[124]_0\(38)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(39),
      Q => \^state_out_reg[124]_0\(39)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(3),
      Q => \^state_out_reg[124]_0\(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(40),
      Q => \^state_out_reg[124]_0\(40)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(41),
      Q => \^state_out_reg[124]_0\(41)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(42),
      Q => \^state_out_reg[124]_0\(42)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(43),
      Q => \^state_out_reg[124]_0\(43)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(44),
      Q => \^state_out_reg[124]_0\(44)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(45),
      Q => \^state_out_reg[124]_0\(45)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(46),
      Q => \^state_out_reg[124]_0\(46)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(47),
      Q => \^state_out_reg[124]_0\(47)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(48),
      Q => \^state_out_reg[124]_0\(48)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(49),
      Q => \^state_out_reg[124]_0\(49)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(4),
      Q => \^state_out_reg[124]_0\(4)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(50),
      Q => \^state_out_reg[124]_0\(50)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(51),
      Q => \^state_out_reg[124]_0\(51)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(52),
      Q => \^state_out_reg[124]_0\(52)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(53),
      Q => \^state_out_reg[124]_0\(53)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(54),
      Q => \^state_out_reg[124]_0\(54)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(55),
      Q => \^state_out_reg[124]_0\(55)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(56),
      Q => \^state_out_reg[124]_0\(56)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(57),
      Q => \^state_out_reg[124]_0\(57)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(58),
      Q => \^state_out_reg[124]_0\(58)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(59),
      Q => \^state_out_reg[124]_0\(59)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(5),
      Q => \^state_out_reg[124]_0\(5)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(12),
      Q => \^state_out_reg[124]_0\(60)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(13),
      Q => \^state_out_reg[124]_0\(61)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(14),
      Q => \^state_out_reg[124]_0\(62)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(15),
      Q => \^state_out_reg[124]_0\(63)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(16),
      Q => \^state_out_reg[124]_0\(64)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(17),
      Q => \^state_out_reg[124]_0\(65)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(18),
      Q => \^state_out_reg[124]_0\(66)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(19),
      Q => \^state_out_reg[124]_0\(67)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(20),
      Q => \^state_out_reg[124]_0\(68)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(6),
      Q => \^state_out_reg[124]_0\(6)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(21),
      Q => \^state_out_reg[124]_0\(69)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(22),
      Q => \^state_out_reg[124]_0\(70)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(23),
      Q => \^state_out_reg[124]_0\(71)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(24),
      Q => \^state_out_reg[124]_0\(72)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(25),
      Q => \^state_out_reg[124]_0\(73)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(26),
      Q => \^state_out_reg[124]_0\(74)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(27),
      Q => \^state_out_reg[124]_0\(75)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(28),
      Q => \^state_out_reg[124]_0\(76)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(29),
      Q => \^state_out_reg[124]_0\(77)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(30),
      Q => \^state_out_reg[124]_0\(78)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(7),
      Q => \^state_out_reg[124]_0\(7)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(31),
      Q => \^state_out_reg[124]_0\(79)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(32),
      Q => \^state_out_reg[124]_0\(80)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(33),
      Q => \^state_out_reg[124]_0\(81)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(34),
      Q => \^state_out_reg[124]_0\(82)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(35),
      Q => \^state_out_reg[124]_0\(83)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(36),
      Q => \^state_out_reg[124]_0\(84)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(37),
      Q => \^state_out_reg[124]_0\(85)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(38),
      Q => \^state_out_reg[124]_0\(86)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(39),
      Q => \^state_out_reg[124]_0\(87)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(40),
      Q => \^state_out_reg[124]_0\(88)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(8),
      Q => \^state_out_reg[124]_0\(8)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(41),
      Q => \^state_out_reg[124]_0\(89)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(42),
      Q => \^state_out_reg[124]_0\(90)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(43),
      Q => \^state_out_reg[124]_0\(91)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(44),
      Q => \round_state[10]\(93)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(45),
      Q => \round_state[10]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(46),
      Q => \round_state[10]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(47),
      Q => \round_state[10]\(96)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(48),
      Q => \^state_out_reg[124]_0\(92)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(49),
      Q => \^state_out_reg[124]_0\(93)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_1\(50),
      Q => \^state_out_reg[124]_0\(94)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state_0(9),
      Q => \^state_out_reg[124]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_0 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 126 downto 0 );
    \state_out_reg[28]_0\ : in STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[32]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[36]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[48]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[56]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[96]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \state_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_0 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_0;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_0 is
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal sbox_state : STD_LOGIC_VECTOR ( 60 downto 1 );
  attribute inverted : string;
  attribute inverted of \state_out_reg[15]_inv\ : label is "yes";
  attribute inverted of \state_out_reg[23]_inv\ : label is "yes";
  attribute inverted of \state_out_reg[31]_inv\ : label is "yes";
  attribute inverted of \state_out_reg[39]_inv\ : label is "yes";
  attribute inverted of \state_out_reg[47]_inv\ : label is "yes";
  attribute inverted of \state_out_reg[55]_inv\ : label is "yes";
  attribute inverted of \state_out_reg[63]_inv\ : label is "yes";
  attribute inverted of \state_out_reg[7]_inv\ : label is "yes";
begin
  add_const_state(62 downto 0) <= \^add_const_state\(62 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_26
     port map (
      add_const_state(62 downto 0) => \^add_const_state\(62 downto 0),
      \state_out_reg[32]\(3 downto 0) => \state_out_reg[32]_0\(3 downto 0),
      \state_out_reg[36]\(1 downto 0) => \state_out_reg[36]_0\(1 downto 0),
      \state_out_reg[36]_0\(0) => \state_out_reg[36]_1\(0),
      \state_out_reg[40]\(2 downto 0) => \state_out_reg[40]_0\(2 downto 0),
      \state_out_reg[44]\(2 downto 0) => \state_out_reg[44]_0\(2 downto 0),
      \state_out_reg[44]_0\(2 downto 0) => \state_out_reg[44]_1\(2 downto 0),
      \state_out_reg[48]\(1 downto 0) => \state_out_reg[48]_0\(1 downto 0),
      \state_out_reg[48]_0\(2 downto 0) => \state_out_reg[48]_1\(2 downto 0),
      \state_out_reg[52]\(1 downto 0) => \state_out_reg[52]_0\(1 downto 0),
      \state_out_reg[52]_0\(1 downto 0) => \state_out_reg[52]_1\(1 downto 0),
      \state_out_reg[56]\(1 downto 0) => \state_out_reg[56]_0\(1 downto 0),
      \state_out_reg[56]_0\(1 downto 0) => \state_out_reg[56]_1\(1 downto 0),
      \state_out_reg[60]\(0) => \state_out_reg[60]_0\(0),
      \state_out_reg[60]_0\(2 downto 0) => \state_out_reg[60]_1\(2 downto 0),
      \state_out_reg[63]\(0) => \state_out_reg[63]\(0),
      \state_out_reg[96]\(63 downto 0) => \state_out_reg[28]_0\(63 downto 0),
      \state_out_reg[96]_0\(0) => \state_out_reg[96]_0\(0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_27
     port map (
      add_const_state(55 downto 28) => \^add_const_state\(59 downto 32),
      add_const_state(27 downto 0) => \^add_const_state\(27 downto 0),
      sbox_state(55 downto 28) => sbox_state(60 downto 33),
      sbox_state(27 downto 0) => sbox_state(28 downto 1),
      \state_out_reg[28]\(55 downto 0) => \state_out_reg[28]_0\(119 downto 64)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[0]_0\(0),
      Q => D(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(42),
      Q => D(99)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(43),
      Q => D(100)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(44),
      Q => D(101)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(45),
      Q => D(102)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(46),
      Q => D(103)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(47),
      Q => D(104)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(48),
      Q => D(105)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(49),
      Q => D(106)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(50),
      Q => D(107)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(51),
      Q => D(108)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => D(10)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(52),
      Q => D(109)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(53),
      Q => D(110)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(54),
      Q => D(111)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(55),
      Q => D(112)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(56),
      Q => D(113)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(57),
      Q => D(114)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(58),
      Q => D(115)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(59),
      Q => D(116)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(60),
      Q => D(117)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(61),
      Q => D(118)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => D(11)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(62),
      Q => D(119)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(63),
      Q => D(120)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(64),
      Q => D(121)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(65),
      Q => D(122)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(66),
      Q => D(123)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(67),
      Q => D(124)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(68),
      Q => D(125)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(69),
      Q => D(126)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => D(12)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => D(13)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => D(14)
    );
\state_out_reg[15]_inv\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => enable,
      D => sbox_state(15),
      PRE => rst,
      Q => D(15)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => D(16)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => D(17)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => D(18)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => D(19)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(1),
      Q => D(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => D(20)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => D(21)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => D(22)
    );
\state_out_reg[23]_inv\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => enable,
      D => sbox_state(23),
      PRE => rst,
      Q => D(23)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => D(24)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => D(25)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => D(26)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => D(27)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => D(28)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(0),
      Q => D(29)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(2),
      Q => D(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(1),
      Q => D(30)
    );
\state_out_reg[31]_inv\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => enable,
      D => \state_out_reg[127]_0\(2),
      PRE => rst,
      Q => D(31)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(3),
      Q => D(32)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(33),
      Q => D(33)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(34),
      Q => D(34)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(35),
      Q => D(35)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(36),
      Q => D(36)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => D(37)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => D(38)
    );
\state_out_reg[39]_inv\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => enable,
      D => sbox_state(39),
      PRE => rst,
      Q => D(39)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(3),
      Q => D(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => D(40)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => D(41)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => D(42)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => D(43)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => D(44)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => D(45)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => D(46)
    );
\state_out_reg[47]_inv\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => enable,
      D => sbox_state(47),
      PRE => rst,
      Q => D(47)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => D(48)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => D(49)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(4),
      Q => D(4)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => D(50)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => D(51)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => D(52)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => D(53)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => D(54)
    );
\state_out_reg[55]_inv\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => enable,
      D => sbox_state(55),
      PRE => rst,
      Q => D(55)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => D(56)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => D(57)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => D(58)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => D(59)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => D(5)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => D(60)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(4),
      Q => D(61)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(5),
      Q => D(62)
    );
\state_out_reg[63]_inv\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => enable,
      D => \state_out_reg[127]_0\(6),
      PRE => rst,
      Q => D(63)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(7),
      Q => D(64)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(8),
      Q => D(65)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(9),
      Q => D(66)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(10),
      Q => D(67)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(11),
      Q => D(68)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => D(6)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(12),
      Q => D(69)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(13),
      Q => D(70)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(14),
      Q => D(71)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(15),
      Q => D(72)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(16),
      Q => D(73)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(17),
      Q => D(74)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(18),
      Q => D(75)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(19),
      Q => D(76)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(20),
      Q => D(77)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(21),
      Q => D(78)
    );
\state_out_reg[7]_inv\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => enable,
      D => sbox_state(7),
      PRE => rst,
      Q => D(7)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(22),
      Q => D(79)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(23),
      Q => D(80)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(24),
      Q => D(81)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(25),
      Q => D(82)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(26),
      Q => D(83)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(27),
      Q => D(84)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(28),
      Q => D(85)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(29),
      Q => D(86)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(30),
      Q => D(87)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(31),
      Q => D(88)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => D(8)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(32),
      Q => D(89)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(33),
      Q => D(90)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(34),
      Q => D(91)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(35),
      Q => D(92)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(36),
      Q => D(93)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(37),
      Q => D(94)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(38),
      Q => D(95)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(39),
      Q => D(96)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(40),
      Q => D(97)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(41),
      Q => D(98)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 78 downto 0 );
    \state_out_reg[124]_0\ : out STD_LOGIC_VECTOR ( 107 downto 0 );
    \state_out_reg[29]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[24]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[63]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[58]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[51]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[37]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[33]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \round_state[0]\ : in STD_LOGIC_VECTOR ( 125 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[18]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[26]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[10]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[14]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[18]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[22]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[26]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[30]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[66]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    plaintext : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_const_state : in STD_LOGIC_VECTOR ( 58 downto 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_1 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_1;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_1 is
  signal add_const_state_0 : STD_LOGIC_VECTOR ( 127 downto 3 );
  signal constant_inst_n_125 : STD_LOGIC;
  signal linear_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \round_state[1]\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sbox_state : STD_LOGIC_VECTOR ( 127 downto 1 );
  signal \^state_out_reg[124]_0\ : STD_LOGIC_VECTOR ( 107 downto 0 );
begin
  \state_out_reg[124]_0\(107 downto 0) <= \^state_out_reg[124]_0\(107 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_24
     port map (
      D(1) => constant_inst_n_125,
      D(0) => linear_state(0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      S(3 downto 0) => S(3 downto 0),
      add_const_state_0(124 downto 0) => add_const_state_0(127 downto 3),
      plaintext(1) => plaintext(2),
      plaintext(0) => plaintext(0),
      \round_state[0]\(125 downto 0) => \round_state[0]\(125 downto 0),
      \state_out0_carry__12_0\(21) => \^state_out_reg[124]_0\(54),
      \state_out0_carry__12_0\(20) => \^state_out_reg[124]_0\(47),
      \state_out0_carry__12_0\(19) => \^state_out_reg[124]_0\(44),
      \state_out0_carry__12_0\(18 downto 16) => \^state_out_reg[124]_0\(41 downto 39),
      \state_out0_carry__12_0\(15) => \^state_out_reg[124]_0\(33),
      \state_out0_carry__12_0\(14) => \^state_out_reg[124]_0\(29),
      \state_out0_carry__12_0\(13) => \^state_out_reg[124]_0\(25),
      \state_out0_carry__12_0\(12) => \^state_out_reg[124]_0\(23),
      \state_out0_carry__12_0\(11 downto 10) => \^state_out_reg[124]_0\(20 downto 19),
      \state_out0_carry__12_0\(9 downto 5) => \^state_out_reg[124]_0\(16 downto 12),
      \state_out0_carry__12_0\(4 downto 3) => \^state_out_reg[124]_0\(9 downto 8),
      \state_out0_carry__12_0\(2 downto 0) => \^state_out_reg[124]_0\(4 downto 2),
      \state_out_reg[10]\(3 downto 0) => \state_out_reg[10]_0\(3 downto 0),
      \state_out_reg[10]_0\(3 downto 0) => \state_out_reg[10]_1\(3 downto 0),
      \state_out_reg[12]\(0) => \state_out_reg[12]_0\(0),
      \state_out_reg[14]\(3 downto 0) => \state_out_reg[14]_0\(3 downto 0),
      \state_out_reg[14]_0\(3 downto 0) => \state_out_reg[14]_1\(3 downto 0),
      \state_out_reg[16]\(1 downto 0) => \state_out_reg[16]_0\(1 downto 0),
      \state_out_reg[18]\(3 downto 0) => \state_out_reg[18]_0\(3 downto 0),
      \state_out_reg[18]_0\(3 downto 0) => \state_out_reg[18]_1\(3 downto 0),
      \state_out_reg[20]\(3 downto 0) => \state_out_reg[20]_0\(3 downto 0),
      \state_out_reg[22]\(3 downto 0) => \state_out_reg[22]_0\(3 downto 0),
      \state_out_reg[22]_0\(3 downto 0) => \state_out_reg[22]_1\(3 downto 0),
      \state_out_reg[24]\(1 downto 0) => \state_out_reg[24]_0\(1 downto 0),
      \state_out_reg[26]\(3 downto 0) => \state_out_reg[26]_0\(3 downto 0),
      \state_out_reg[26]_0\(3 downto 0) => \state_out_reg[26]_1\(3 downto 0),
      \state_out_reg[27]\(0) => \state_out_reg[27]_0\(0),
      \state_out_reg[29]\(0) => \state_out_reg[29]_0\(0),
      \state_out_reg[2]\(3 downto 0) => \state_out_reg[2]_0\(3 downto 0),
      \state_out_reg[30]\(3 downto 0) => \state_out_reg[30]_0\(3 downto 0),
      \state_out_reg[30]_0\(3 downto 0) => \state_out_reg[30]_1\(3 downto 0),
      \state_out_reg[33]\(0) => \state_out_reg[33]_0\(0),
      \state_out_reg[37]\(0) => \state_out_reg[37]_0\(0),
      \state_out_reg[44]\(1 downto 0) => \state_out_reg[44]_0\(1 downto 0),
      \state_out_reg[48]\(1 downto 0) => \state_out_reg[48]_0\(1 downto 0),
      \state_out_reg[51]\(0) => \state_out_reg[51]_0\(0),
      \state_out_reg[58]\(0) => \state_out_reg[58]_0\(0),
      \state_out_reg[66]\(0) => \state_out_reg[66]_0\(0),
      \state_out_reg[6]\(3 downto 0) => \state_out_reg[6]_0\(3 downto 0),
      \state_out_reg[8]\(2 downto 0) => \state_out_reg[8]_0\(2 downto 0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_25
     port map (
      CO(0) => CO(0),
      D(76 downto 3) => D(78 downto 5),
      D(2 downto 0) => D(3 downto 1),
      Q(67 downto 65) => \round_state[1]\(127 downto 125),
      Q(64 downto 41) => \^state_out_reg[124]_0\(107 downto 84),
      Q(40 downto 33) => \round_state[1]\(100 downto 93),
      Q(32 downto 9) => \^state_out_reg[124]_0\(83 downto 60),
      Q(8 downto 5) => \round_state[1]\(68 downto 65),
      Q(4) => \^state_out_reg[124]_0\(0),
      Q(3 downto 0) => \round_state[1]\(3 downto 0),
      add_const_state(58 downto 0) => add_const_state(58 downto 0),
      add_const_state_0(124 downto 0) => add_const_state_0(127 downto 3),
      plaintext(2 downto 0) => plaintext(2 downto 0),
      \state_out0_carry__6\(124 downto 62) => sbox_state(127 downto 65),
      \state_out0_carry__6\(61 downto 1) => sbox_state(63 downto 3),
      \state_out0_carry__6\(0) => sbox_state(1),
      \state_out_reg[98]\(2 downto 0) => Q(2 downto 0)
    );
\state_out0_carry__13_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_out_reg[124]_0\(59),
      O => \state_out_reg[63]_0\(1)
    );
\state_out0_carry__13_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_out_reg[124]_0\(57),
      O => \state_out_reg[63]_0\(0)
    );
\state_out[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => CO(0),
      I1 => add_const_state(27),
      I2 => \round_state[1]\(96),
      I3 => \round_state[1]\(0),
      O => D(0)
    );
\state_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^state_out_reg[124]_0\(0),
      I1 => \round_state[1]\(100),
      I2 => add_const_state(31),
      O => D(4)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => linear_state(0),
      Q => \round_state[1]\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(100),
      Q => \round_state[1]\(100)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(101),
      Q => \^state_out_reg[124]_0\(84)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(102),
      Q => \^state_out_reg[124]_0\(85)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(103),
      Q => \^state_out_reg[124]_0\(86)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(104),
      Q => \^state_out_reg[124]_0\(87)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(105),
      Q => \^state_out_reg[124]_0\(88)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(106),
      Q => \^state_out_reg[124]_0\(89)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(107),
      Q => \^state_out_reg[124]_0\(90)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(108),
      Q => \^state_out_reg[124]_0\(91)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(109),
      Q => \^state_out_reg[124]_0\(92)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => \^state_out_reg[124]_0\(6)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(110),
      Q => \^state_out_reg[124]_0\(93)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(111),
      Q => \^state_out_reg[124]_0\(94)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(112),
      Q => \^state_out_reg[124]_0\(95)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(113),
      Q => \^state_out_reg[124]_0\(96)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(114),
      Q => \^state_out_reg[124]_0\(97)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(115),
      Q => \^state_out_reg[124]_0\(98)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(116),
      Q => \^state_out_reg[124]_0\(99)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(117),
      Q => \^state_out_reg[124]_0\(100)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(118),
      Q => \^state_out_reg[124]_0\(101)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(119),
      Q => \^state_out_reg[124]_0\(102)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => \^state_out_reg[124]_0\(7)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(120),
      Q => \^state_out_reg[124]_0\(103)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(121),
      Q => \^state_out_reg[124]_0\(104)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(122),
      Q => \^state_out_reg[124]_0\(105)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(123),
      Q => \^state_out_reg[124]_0\(106)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(124),
      Q => \^state_out_reg[124]_0\(107)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(125),
      Q => \round_state[1]\(125)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(126),
      Q => \round_state[1]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(127),
      Q => \round_state[1]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => \^state_out_reg[124]_0\(8)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => \^state_out_reg[124]_0\(9)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => \^state_out_reg[124]_0\(10)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(15),
      Q => \^state_out_reg[124]_0\(11)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => \^state_out_reg[124]_0\(12)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => \^state_out_reg[124]_0\(13)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => \^state_out_reg[124]_0\(14)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => \^state_out_reg[124]_0\(15)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(1),
      Q => \round_state[1]\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => \^state_out_reg[124]_0\(16)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => \^state_out_reg[124]_0\(17)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => \^state_out_reg[124]_0\(18)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(23),
      Q => \^state_out_reg[124]_0\(19)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => \^state_out_reg[124]_0\(20)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => \^state_out_reg[124]_0\(21)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => \^state_out_reg[124]_0\(22)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => \^state_out_reg[124]_0\(23)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => \^state_out_reg[124]_0\(24)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(29),
      Q => \^state_out_reg[124]_0\(25)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => constant_inst_n_125,
      Q => \round_state[1]\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(30),
      Q => \^state_out_reg[124]_0\(26)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(31),
      Q => \^state_out_reg[124]_0\(27)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(32),
      Q => \^state_out_reg[124]_0\(28)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(33),
      Q => \^state_out_reg[124]_0\(29)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(34),
      Q => \^state_out_reg[124]_0\(30)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(35),
      Q => \^state_out_reg[124]_0\(31)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(36),
      Q => \^state_out_reg[124]_0\(32)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => \^state_out_reg[124]_0\(33)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => \^state_out_reg[124]_0\(34)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(39),
      Q => \^state_out_reg[124]_0\(35)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(3),
      Q => \round_state[1]\(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => \^state_out_reg[124]_0\(36)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => \^state_out_reg[124]_0\(37)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => \^state_out_reg[124]_0\(38)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => \^state_out_reg[124]_0\(39)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => \^state_out_reg[124]_0\(40)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => \^state_out_reg[124]_0\(41)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => \^state_out_reg[124]_0\(42)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(47),
      Q => \^state_out_reg[124]_0\(43)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => \^state_out_reg[124]_0\(44)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => \^state_out_reg[124]_0\(45)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(4),
      Q => \^state_out_reg[124]_0\(0)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => \^state_out_reg[124]_0\(46)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => \^state_out_reg[124]_0\(47)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => \^state_out_reg[124]_0\(48)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => \^state_out_reg[124]_0\(49)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => \^state_out_reg[124]_0\(50)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(55),
      Q => \^state_out_reg[124]_0\(51)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => \^state_out_reg[124]_0\(52)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => \^state_out_reg[124]_0\(53)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => \^state_out_reg[124]_0\(54)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => \^state_out_reg[124]_0\(55)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => \^state_out_reg[124]_0\(1)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => \^state_out_reg[124]_0\(56)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(61),
      Q => \^state_out_reg[124]_0\(57)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(62),
      Q => \^state_out_reg[124]_0\(58)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(63),
      Q => \^state_out_reg[124]_0\(59)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(65),
      Q => \round_state[1]\(65)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(66),
      Q => \round_state[1]\(66)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(67),
      Q => \round_state[1]\(67)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(68),
      Q => \round_state[1]\(68)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(69),
      Q => \^state_out_reg[124]_0\(60)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => \^state_out_reg[124]_0\(2)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(70),
      Q => \^state_out_reg[124]_0\(61)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(71),
      Q => \^state_out_reg[124]_0\(62)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(72),
      Q => \^state_out_reg[124]_0\(63)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(73),
      Q => \^state_out_reg[124]_0\(64)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(74),
      Q => \^state_out_reg[124]_0\(65)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(75),
      Q => \^state_out_reg[124]_0\(66)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(76),
      Q => \^state_out_reg[124]_0\(67)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(77),
      Q => \^state_out_reg[124]_0\(68)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(78),
      Q => \^state_out_reg[124]_0\(69)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(79),
      Q => \^state_out_reg[124]_0\(70)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(7),
      Q => \^state_out_reg[124]_0\(3)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(80),
      Q => \^state_out_reg[124]_0\(71)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(81),
      Q => \^state_out_reg[124]_0\(72)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(82),
      Q => \^state_out_reg[124]_0\(73)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(83),
      Q => \^state_out_reg[124]_0\(74)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(84),
      Q => \^state_out_reg[124]_0\(75)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(85),
      Q => \^state_out_reg[124]_0\(76)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(86),
      Q => \^state_out_reg[124]_0\(77)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(87),
      Q => \^state_out_reg[124]_0\(78)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(88),
      Q => \^state_out_reg[124]_0\(79)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(89),
      Q => \^state_out_reg[124]_0\(80)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => \^state_out_reg[124]_0\(4)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(90),
      Q => \^state_out_reg[124]_0\(81)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(91),
      Q => \^state_out_reg[124]_0\(82)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(92),
      Q => \^state_out_reg[124]_0\(83)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(93),
      Q => \round_state[1]\(93)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(94),
      Q => \round_state[1]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(95),
      Q => \round_state[1]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(96),
      Q => \round_state[1]\(96)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(97),
      Q => \round_state[1]\(97)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(98),
      Q => \round_state[1]\(98)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(99),
      Q => \round_state[1]\(99)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => \^state_out_reg[124]_0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_2 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 58 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 70 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 119 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[53]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[51]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[47]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[39]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[36]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[27]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[22]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[28]_0\ : in STD_LOGIC_VECTOR ( 107 downto 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[36]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[96]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[96]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 78 downto 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_2 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_2;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \round_state[2]\ : STD_LOGIC_VECTOR ( 127 downto 93 );
  signal sbox_state : STD_LOGIC_VECTOR ( 60 downto 5 );
begin
  Q(119 downto 0) <= \^q\(119 downto 0);
  add_const_state(58 downto 0) <= \^add_const_state\(58 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_22
     port map (
      CO(0) => CO(0),
      Q(28) => \^q\(59),
      Q(27) => \^q\(53),
      Q(26 downto 24) => \^q\(51 downto 49),
      Q(23 downto 19) => \^q\(47 downto 43),
      Q(18) => \^q\(41),
      Q(17) => \^q\(39),
      Q(16 downto 15) => \^q\(36 downto 35),
      Q(14 downto 12) => \^q\(31 downto 29),
      Q(11 downto 10) => \^q\(27 downto 26),
      Q(9) => \^q\(22),
      Q(8 downto 6) => \^q\(19 downto 17),
      Q(5 downto 4) => \^q\(14 downto 13),
      Q(3 downto 2) => \^q\(11 downto 10),
      Q(1) => \^q\(7),
      Q(0) => \^q\(3),
      S(0) => S(0),
      add_const_state(58 downto 0) => \^add_const_state\(58 downto 0),
      \state_out_reg[11]\(1 downto 0) => \state_out_reg[11]_0\(1 downto 0),
      \state_out_reg[14]\(1 downto 0) => \state_out_reg[14]_0\(1 downto 0),
      \state_out_reg[19]\(2 downto 0) => \state_out_reg[19]_0\(2 downto 0),
      \state_out_reg[22]\(0) => \state_out_reg[22]_0\(0),
      \state_out_reg[27]\(1 downto 0) => \state_out_reg[27]_0\(1 downto 0),
      \state_out_reg[31]\(2 downto 0) => \state_out_reg[31]_0\(2 downto 0),
      \state_out_reg[32]\(0) => \state_out_reg[32]_0\(0),
      \state_out_reg[36]\(1 downto 0) => \state_out_reg[36]_0\(1 downto 0),
      \state_out_reg[36]_0\(0) => \state_out_reg[36]_1\(0),
      \state_out_reg[39]\(0) => \state_out_reg[39]_0\(0),
      \state_out_reg[3]\(0) => \state_out_reg[3]_0\(0),
      \state_out_reg[40]\(2 downto 0) => \state_out_reg[40]_0\(2 downto 0),
      \state_out_reg[40]_0\(0) => \state_out_reg[40]_1\(0),
      \state_out_reg[44]\(2 downto 0) => \state_out_reg[44]_0\(2 downto 0),
      \state_out_reg[44]_0\(0) => \state_out_reg[44]_1\(0),
      \state_out_reg[44]_1\(1 downto 0) => \state_out_reg[44]_2\(1 downto 0),
      \state_out_reg[47]\(2 downto 0) => \state_out_reg[47]_0\(2 downto 0),
      \state_out_reg[48]\(1 downto 0) => \state_out_reg[48]_0\(1 downto 0),
      \state_out_reg[48]_0\(1 downto 0) => \state_out_reg[48]_1\(1 downto 0),
      \state_out_reg[51]\(2 downto 0) => \state_out_reg[51]_0\(2 downto 0),
      \state_out_reg[52]\(3 downto 0) => \state_out_reg[52]_0\(3 downto 0),
      \state_out_reg[52]_0\(0) => \state_out_reg[52]_1\(0),
      \state_out_reg[53]\(0) => \state_out_reg[53]_0\(0),
      \state_out_reg[56]\(1 downto 0) => \state_out_reg[56]_0\(1 downto 0),
      \state_out_reg[60]\(0) => \state_out_reg[60]_0\(0),
      \state_out_reg[60]_0\(0) => \state_out_reg[60]_1\(0),
      \state_out_reg[7]\(0) => \state_out_reg[7]_0\(0),
      \state_out_reg[96]\(59 downto 0) => \state_out_reg[28]_0\(59 downto 0),
      \state_out_reg[96]_0\(1 downto 0) => \state_out_reg[96]_0\(1 downto 0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_23
     port map (
      D(47 downto 24) => sbox_state(60 downto 37),
      D(23 downto 0) => sbox_state(28 downto 5),
      Q(63 downto 61) => \round_state[2]\(127 downto 125),
      Q(60 downto 33) => \^q\(119 downto 92),
      Q(32 downto 29) => \round_state[2]\(96 downto 93),
      Q(28 downto 1) => \^q\(91 downto 64),
      Q(0) => \^q\(0),
      add_const_state(47 downto 24) => \^add_const_state\(55 downto 32),
      add_const_state(23 downto 0) => \^add_const_state\(23 downto 0),
      add_const_state_0(62 downto 0) => add_const_state_0(62 downto 0),
      \state_out_reg[127]\(69 downto 0) => D(70 downto 1),
      \state_out_reg[28]\(47 downto 0) => \state_out_reg[28]_0\(107 downto 60),
      \state_out_reg[96]\(0) => \state_out_reg[96]_1\(0)
    );
\state_out[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \state_out_reg[96]_1\(0),
      I1 => add_const_state_0(31),
      I2 => \round_state[2]\(96),
      I3 => \^q\(0),
      O => D(0)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(0),
      Q => \^q\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(51),
      Q => \^q\(95)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(52),
      Q => \^q\(96)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(53),
      Q => \^q\(97)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(54),
      Q => \^q\(98)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(55),
      Q => \^q\(99)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(56),
      Q => \^q\(100)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(57),
      Q => \^q\(101)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(58),
      Q => \^q\(102)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(59),
      Q => \^q\(103)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(60),
      Q => \^q\(104)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => \^q\(10)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(61),
      Q => \^q\(105)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(62),
      Q => \^q\(106)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(63),
      Q => \^q\(107)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(64),
      Q => \^q\(108)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(65),
      Q => \^q\(109)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(66),
      Q => \^q\(110)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(67),
      Q => \^q\(111)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(68),
      Q => \^q\(112)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(69),
      Q => \^q\(113)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(70),
      Q => \^q\(114)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => \^q\(11)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(71),
      Q => \^q\(115)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(72),
      Q => \^q\(116)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(73),
      Q => \^q\(117)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(74),
      Q => \^q\(118)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(75),
      Q => \^q\(119)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(76),
      Q => \round_state[2]\(125)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(77),
      Q => \round_state[2]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(78),
      Q => \round_state[2]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => \^q\(12)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => \^q\(13)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => \^q\(14)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(15),
      Q => \^q\(15)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => \^q\(16)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => \^q\(17)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => \^q\(18)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => \^q\(19)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(1),
      Q => \^q\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => \^q\(20)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => \^q\(21)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => \^q\(22)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(23),
      Q => \^q\(23)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => \^q\(24)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => \^q\(25)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => \^q\(26)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => \^q\(27)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => \^q\(28)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(5),
      Q => \^q\(29)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(2),
      Q => \^q\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(6),
      Q => \^q\(30)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(7),
      Q => \^q\(31)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(8),
      Q => \^q\(32)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(9),
      Q => \^q\(33)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(10),
      Q => \^q\(34)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(11),
      Q => \^q\(35)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(12),
      Q => \^q\(36)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => \^q\(37)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => \^q\(38)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(39),
      Q => \^q\(39)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(3),
      Q => \^q\(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => \^q\(40)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => \^q\(41)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => \^q\(42)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => \^q\(43)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => \^q\(44)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => \^q\(45)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => \^q\(46)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(47),
      Q => \^q\(47)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => \^q\(48)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => \^q\(49)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(4),
      Q => \^q\(4)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => \^q\(50)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => \^q\(51)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => \^q\(52)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => \^q\(53)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => \^q\(54)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(55),
      Q => \^q\(55)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => \^q\(56)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => \^q\(57)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => \^q\(58)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => \^q\(59)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => \^q\(5)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => \^q\(60)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(13),
      Q => \^q\(61)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(14),
      Q => \^q\(62)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(15),
      Q => \^q\(63)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(16),
      Q => \^q\(64)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(17),
      Q => \^q\(65)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(18),
      Q => \^q\(66)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(19),
      Q => \^q\(67)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(20),
      Q => \^q\(68)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => \^q\(6)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(21),
      Q => \^q\(69)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(22),
      Q => \^q\(70)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(23),
      Q => \^q\(71)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(24),
      Q => \^q\(72)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(25),
      Q => \^q\(73)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(26),
      Q => \^q\(74)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(27),
      Q => \^q\(75)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(28),
      Q => \^q\(76)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(29),
      Q => \^q\(77)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(30),
      Q => \^q\(78)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(7),
      Q => \^q\(7)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(31),
      Q => \^q\(79)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(32),
      Q => \^q\(80)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(33),
      Q => \^q\(81)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(34),
      Q => \^q\(82)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(35),
      Q => \^q\(83)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(36),
      Q => \^q\(84)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(37),
      Q => \^q\(85)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(38),
      Q => \^q\(86)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(39),
      Q => \^q\(87)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(40),
      Q => \^q\(88)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => \^q\(8)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(41),
      Q => \^q\(89)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(42),
      Q => \^q\(90)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(43),
      Q => \^q\(91)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(44),
      Q => \round_state[2]\(93)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(45),
      Q => \round_state[2]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(46),
      Q => \round_state[2]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(47),
      Q => \round_state[2]\(96)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(48),
      Q => \^q\(92)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(49),
      Q => \^q\(93)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(50),
      Q => \^q\(94)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_3 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 70 downto 0 );
    \state_out_reg[124]_0\ : out STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[29]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[27]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[24]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[63]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[50]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[43]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[39]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[35]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[32]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[36]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[40]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[48]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 70 downto 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_3 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_3;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_3 is
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \round_state[3]\ : STD_LOGIC_VECTOR ( 127 downto 93 );
  signal sbox_state : STD_LOGIC_VECTOR ( 60 downto 1 );
  signal \^state_out_reg[124]_0\ : STD_LOGIC_VECTOR ( 119 downto 0 );
begin
  add_const_state(62 downto 0) <= \^add_const_state\(62 downto 0);
  \state_out_reg[124]_0\(119 downto 0) <= \^state_out_reg[124]_0\(119 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_20
     port map (
      Q(63 downto 0) => Q(63 downto 0),
      S(0) => S(0),
      add_const_state(62 downto 0) => \^add_const_state\(62 downto 0),
      \state_out0_carry__13_0\(28 downto 27) => \^state_out_reg[124]_0\(60 downto 59),
      \state_out0_carry__13_0\(26 downto 25) => \^state_out_reg[124]_0\(57 downto 56),
      \state_out0_carry__13_0\(24) => \^state_out_reg[124]_0\(50),
      \state_out0_carry__13_0\(23) => \^state_out_reg[124]_0\(48),
      \state_out0_carry__13_0\(22 downto 21) => \^state_out_reg[124]_0\(46 downto 45),
      \state_out0_carry__13_0\(20) => \^state_out_reg[124]_0\(43),
      \state_out0_carry__13_0\(19) => \^state_out_reg[124]_0\(39),
      \state_out0_carry__13_0\(18 downto 17) => \^state_out_reg[124]_0\(35 downto 34),
      \state_out0_carry__13_0\(16) => \^state_out_reg[124]_0\(29),
      \state_out0_carry__13_0\(15) => \^state_out_reg[124]_0\(27),
      \state_out0_carry__13_0\(14 downto 13) => \^state_out_reg[124]_0\(25 downto 24),
      \state_out0_carry__13_0\(12 downto 8) => \^state_out_reg[124]_0\(21 downto 17),
      \state_out0_carry__13_0\(7 downto 6) => \^state_out_reg[124]_0\(14 downto 13),
      \state_out0_carry__13_0\(5 downto 4) => \^state_out_reg[124]_0\(11 downto 10),
      \state_out0_carry__13_0\(3 downto 0) => \^state_out_reg[124]_0\(4 downto 1),
      \state_out_reg[11]\(1 downto 0) => \state_out_reg[11]_0\(1 downto 0),
      \state_out_reg[14]\(1 downto 0) => \state_out_reg[14]_0\(1 downto 0),
      \state_out_reg[20]\(3 downto 0) => \state_out_reg[20]_0\(3 downto 0),
      \state_out_reg[24]\(1 downto 0) => \state_out_reg[24]_0\(1 downto 0),
      \state_out_reg[27]\(1 downto 0) => \state_out_reg[27]_0\(1 downto 0),
      \state_out_reg[29]\(0) => \state_out_reg[29]_0\(0),
      \state_out_reg[32]\(2 downto 0) => \state_out_reg[32]_0\(2 downto 0),
      \state_out_reg[35]\(1 downto 0) => \state_out_reg[35]_0\(1 downto 0),
      \state_out_reg[36]\(0) => \state_out_reg[36]_0\(0),
      \state_out_reg[36]_0\(1 downto 0) => \state_out_reg[36]_1\(1 downto 0),
      \state_out_reg[39]\(0) => \state_out_reg[39]_0\(0),
      \state_out_reg[40]\(0) => \state_out_reg[40]_0\(0),
      \state_out_reg[40]_0\(0) => \state_out_reg[40]_1\(0),
      \state_out_reg[43]\(0) => \state_out_reg[43]_0\(0),
      \state_out_reg[44]\(1 downto 0) => \state_out_reg[44]_0\(1 downto 0),
      \state_out_reg[44]_0\(2 downto 0) => \state_out_reg[44]_1\(2 downto 0),
      \state_out_reg[48]\(2 downto 0) => \state_out_reg[48]_0\(2 downto 0),
      \state_out_reg[48]_0\(1 downto 0) => \state_out_reg[48]_1\(1 downto 0),
      \state_out_reg[48]_1\(2 downto 0) => \state_out_reg[48]_2\(2 downto 0),
      \state_out_reg[4]\(3 downto 0) => \state_out_reg[4]_0\(3 downto 0),
      \state_out_reg[50]\(0) => \state_out_reg[50]_0\(0),
      \state_out_reg[52]\(2 downto 0) => \state_out_reg[52]_0\(2 downto 0),
      \state_out_reg[52]_0\(2 downto 0) => \state_out_reg[52]_1\(2 downto 0),
      \state_out_reg[56]\(0) => \state_out_reg[56]_0\(0),
      \state_out_reg[56]_0\(0) => \state_out_reg[56]_1\(0),
      \state_out_reg[56]_1\(0) => \state_out_reg[56]_2\(0),
      \state_out_reg[60]\(2 downto 0) => \state_out_reg[60]_0\(2 downto 0),
      \state_out_reg[60]_0\(1 downto 0) => \state_out_reg[60]_1\(1 downto 0),
      \state_out_reg[63]\(0) => \state_out_reg[63]_0\(0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_21
     port map (
      CO(0) => CO(0),
      D(55 downto 28) => sbox_state(60 downto 33),
      D(27 downto 0) => sbox_state(28 downto 1),
      Q(55 downto 0) => Q(119 downto 64),
      add_const_state(55 downto 28) => \^add_const_state\(59 downto 32),
      add_const_state(27 downto 0) => \^add_const_state\(27 downto 0),
      add_const_state_0(62 downto 0) => add_const_state_0(62 downto 0),
      \state_out_reg[127]\(69 downto 0) => D(70 downto 1),
      \state_out_reg[31]\(63 downto 61) => \round_state[3]\(127 downto 125),
      \state_out_reg[31]\(60 downto 33) => \^state_out_reg[124]_0\(119 downto 92),
      \state_out_reg[31]\(32 downto 29) => \round_state[3]\(96 downto 93),
      \state_out_reg[31]\(28 downto 1) => \^state_out_reg[124]_0\(91 downto 64),
      \state_out_reg[31]\(0) => \^state_out_reg[124]_0\(0)
    );
\state_out0_carry__14_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_out_reg[124]_0\(63),
      O => \state_out_reg[63]_1\(0)
    );
\state_out[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => CO(0),
      I1 => add_const_state_0(31),
      I2 => \round_state[3]\(96),
      I3 => \^state_out_reg[124]_0\(0),
      O => D(0)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(0),
      Q => \^state_out_reg[124]_0\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(43),
      Q => \^state_out_reg[124]_0\(95)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(44),
      Q => \^state_out_reg[124]_0\(96)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(45),
      Q => \^state_out_reg[124]_0\(97)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(46),
      Q => \^state_out_reg[124]_0\(98)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(47),
      Q => \^state_out_reg[124]_0\(99)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(48),
      Q => \^state_out_reg[124]_0\(100)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(49),
      Q => \^state_out_reg[124]_0\(101)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(50),
      Q => \^state_out_reg[124]_0\(102)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(51),
      Q => \^state_out_reg[124]_0\(103)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(52),
      Q => \^state_out_reg[124]_0\(104)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => \^state_out_reg[124]_0\(10)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(53),
      Q => \^state_out_reg[124]_0\(105)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(54),
      Q => \^state_out_reg[124]_0\(106)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(55),
      Q => \^state_out_reg[124]_0\(107)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(56),
      Q => \^state_out_reg[124]_0\(108)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(57),
      Q => \^state_out_reg[124]_0\(109)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(58),
      Q => \^state_out_reg[124]_0\(110)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(59),
      Q => \^state_out_reg[124]_0\(111)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(60),
      Q => \^state_out_reg[124]_0\(112)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(61),
      Q => \^state_out_reg[124]_0\(113)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(62),
      Q => \^state_out_reg[124]_0\(114)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => \^state_out_reg[124]_0\(11)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(63),
      Q => \^state_out_reg[124]_0\(115)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(64),
      Q => \^state_out_reg[124]_0\(116)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(65),
      Q => \^state_out_reg[124]_0\(117)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(66),
      Q => \^state_out_reg[124]_0\(118)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(67),
      Q => \^state_out_reg[124]_0\(119)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(68),
      Q => \round_state[3]\(125)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(69),
      Q => \round_state[3]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(70),
      Q => \round_state[3]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => \^state_out_reg[124]_0\(12)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => \^state_out_reg[124]_0\(13)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => \^state_out_reg[124]_0\(14)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(15),
      Q => \^state_out_reg[124]_0\(15)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => \^state_out_reg[124]_0\(16)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => \^state_out_reg[124]_0\(17)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => \^state_out_reg[124]_0\(18)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => \^state_out_reg[124]_0\(19)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(1),
      Q => \^state_out_reg[124]_0\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => \^state_out_reg[124]_0\(20)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => \^state_out_reg[124]_0\(21)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => \^state_out_reg[124]_0\(22)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(23),
      Q => \^state_out_reg[124]_0\(23)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => \^state_out_reg[124]_0\(24)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => \^state_out_reg[124]_0\(25)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => \^state_out_reg[124]_0\(26)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => \^state_out_reg[124]_0\(27)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => \^state_out_reg[124]_0\(28)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(1),
      Q => \^state_out_reg[124]_0\(29)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(2),
      Q => \^state_out_reg[124]_0\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(2),
      Q => \^state_out_reg[124]_0\(30)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(3),
      Q => \^state_out_reg[124]_0\(31)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(4),
      Q => \^state_out_reg[124]_0\(32)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(33),
      Q => \^state_out_reg[124]_0\(33)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(34),
      Q => \^state_out_reg[124]_0\(34)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(35),
      Q => \^state_out_reg[124]_0\(35)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(36),
      Q => \^state_out_reg[124]_0\(36)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => \^state_out_reg[124]_0\(37)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => \^state_out_reg[124]_0\(38)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(39),
      Q => \^state_out_reg[124]_0\(39)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(3),
      Q => \^state_out_reg[124]_0\(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => \^state_out_reg[124]_0\(40)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => \^state_out_reg[124]_0\(41)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => \^state_out_reg[124]_0\(42)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => \^state_out_reg[124]_0\(43)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => \^state_out_reg[124]_0\(44)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => \^state_out_reg[124]_0\(45)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => \^state_out_reg[124]_0\(46)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(47),
      Q => \^state_out_reg[124]_0\(47)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => \^state_out_reg[124]_0\(48)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => \^state_out_reg[124]_0\(49)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(4),
      Q => \^state_out_reg[124]_0\(4)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => \^state_out_reg[124]_0\(50)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => \^state_out_reg[124]_0\(51)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => \^state_out_reg[124]_0\(52)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => \^state_out_reg[124]_0\(53)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => \^state_out_reg[124]_0\(54)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(55),
      Q => \^state_out_reg[124]_0\(55)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => \^state_out_reg[124]_0\(56)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => \^state_out_reg[124]_0\(57)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => \^state_out_reg[124]_0\(58)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => \^state_out_reg[124]_0\(59)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => \^state_out_reg[124]_0\(5)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => \^state_out_reg[124]_0\(60)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(5),
      Q => \^state_out_reg[124]_0\(61)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(6),
      Q => \^state_out_reg[124]_0\(62)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(7),
      Q => \^state_out_reg[124]_0\(63)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(8),
      Q => \^state_out_reg[124]_0\(64)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(9),
      Q => \^state_out_reg[124]_0\(65)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(10),
      Q => \^state_out_reg[124]_0\(66)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(11),
      Q => \^state_out_reg[124]_0\(67)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(12),
      Q => \^state_out_reg[124]_0\(68)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => \^state_out_reg[124]_0\(6)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(13),
      Q => \^state_out_reg[124]_0\(69)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(14),
      Q => \^state_out_reg[124]_0\(70)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(15),
      Q => \^state_out_reg[124]_0\(71)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(16),
      Q => \^state_out_reg[124]_0\(72)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(17),
      Q => \^state_out_reg[124]_0\(73)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(18),
      Q => \^state_out_reg[124]_0\(74)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(19),
      Q => \^state_out_reg[124]_0\(75)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(20),
      Q => \^state_out_reg[124]_0\(76)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(21),
      Q => \^state_out_reg[124]_0\(77)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(22),
      Q => \^state_out_reg[124]_0\(78)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(7),
      Q => \^state_out_reg[124]_0\(7)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(23),
      Q => \^state_out_reg[124]_0\(79)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(24),
      Q => \^state_out_reg[124]_0\(80)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(25),
      Q => \^state_out_reg[124]_0\(81)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(26),
      Q => \^state_out_reg[124]_0\(82)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(27),
      Q => \^state_out_reg[124]_0\(83)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(28),
      Q => \^state_out_reg[124]_0\(84)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(29),
      Q => \^state_out_reg[124]_0\(85)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(30),
      Q => \^state_out_reg[124]_0\(86)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(31),
      Q => \^state_out_reg[124]_0\(87)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(32),
      Q => \^state_out_reg[124]_0\(88)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => \^state_out_reg[124]_0\(8)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(33),
      Q => \^state_out_reg[124]_0\(89)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(34),
      Q => \^state_out_reg[124]_0\(90)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(35),
      Q => \^state_out_reg[124]_0\(91)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(36),
      Q => \round_state[3]\(93)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(37),
      Q => \round_state[3]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(38),
      Q => \round_state[3]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(39),
      Q => \round_state[3]\(96)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(40),
      Q => \^state_out_reg[124]_0\(92)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(41),
      Q => \^state_out_reg[124]_0\(93)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(42),
      Q => \^state_out_reg[124]_0\(94)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => \^state_out_reg[124]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_4 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 70 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 119 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[48]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[43]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[39]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[36]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[32]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[28]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[12]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[28]_1\ : in STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[36]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[56]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[36]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[56]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[96]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[96]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 70 downto 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_4 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_4;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \round_state[4]\ : STD_LOGIC_VECTOR ( 127 downto 93 );
  signal sbox_state : STD_LOGIC_VECTOR ( 60 downto 1 );
begin
  Q(119 downto 0) <= \^q\(119 downto 0);
  add_const_state(62 downto 0) <= \^add_const_state\(62 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_18
     port map (
      CO(0) => CO(0),
      Q(34 downto 33) => \^q\(60 downto 59),
      Q(32 downto 30) => \^q\(57 downto 55),
      Q(29) => \^q\(52),
      Q(28 downto 25) => \^q\(50 downto 47),
      Q(24 downto 23) => \^q\(43 downto 42),
      Q(22) => \^q\(39),
      Q(21 downto 19) => \^q\(36 downto 34),
      Q(18 downto 16) => \^q\(32 downto 30),
      Q(15) => \^q\(28),
      Q(14 downto 13) => \^q\(26 downto 25),
      Q(12) => \^q\(23),
      Q(11) => \^q\(20),
      Q(10) => \^q\(18),
      Q(9 downto 5) => \^q\(16 downto 12),
      Q(4) => \^q\(10),
      Q(3 downto 1) => \^q\(8 downto 6),
      Q(0) => \^q\(2),
      add_const_state(62 downto 0) => \^add_const_state\(62 downto 0),
      \state_out_reg[12]\(1 downto 0) => \state_out_reg[12]_0\(1 downto 0),
      \state_out_reg[16]\(3 downto 0) => \state_out_reg[16]_0\(3 downto 0),
      \state_out_reg[20]\(1 downto 0) => \state_out_reg[20]_0\(1 downto 0),
      \state_out_reg[23]\(0) => \state_out_reg[23]_0\(0),
      \state_out_reg[28]\(2 downto 0) => \state_out_reg[28]_0\(2 downto 0),
      \state_out_reg[2]\(0) => \state_out_reg[2]_0\(0),
      \state_out_reg[32]\(2 downto 0) => \state_out_reg[32]_0\(2 downto 0),
      \state_out_reg[32]_0\(0) => \state_out_reg[32]_1\(0),
      \state_out_reg[36]\(2 downto 0) => \state_out_reg[36]_0\(2 downto 0),
      \state_out_reg[36]_0\(3 downto 0) => \state_out_reg[36]_1\(3 downto 0),
      \state_out_reg[36]_1\(1 downto 0) => \state_out_reg[36]_2\(1 downto 0),
      \state_out_reg[39]\(0) => \state_out_reg[39]_0\(0),
      \state_out_reg[40]\(0) => \state_out_reg[40]_0\(0),
      \state_out_reg[43]\(1 downto 0) => \state_out_reg[43]_0\(1 downto 0),
      \state_out_reg[44]\(1 downto 0) => \state_out_reg[44]_0\(1 downto 0),
      \state_out_reg[44]_0\(0) => \state_out_reg[44]_1\(0),
      \state_out_reg[48]\(1 downto 0) => \state_out_reg[48]_0\(1 downto 0),
      \state_out_reg[48]_0\(1 downto 0) => \state_out_reg[48]_1\(1 downto 0),
      \state_out_reg[48]_1\(2 downto 0) => \state_out_reg[48]_2\(2 downto 0),
      \state_out_reg[52]\(2 downto 0) => \state_out_reg[52]_0\(2 downto 0),
      \state_out_reg[52]_0\(3 downto 0) => \state_out_reg[52]_1\(3 downto 0),
      \state_out_reg[52]_1\(0) => \state_out_reg[52]_2\(0),
      \state_out_reg[56]\(1 downto 0) => \state_out_reg[56]_0\(1 downto 0),
      \state_out_reg[56]_0\(1 downto 0) => \state_out_reg[56]_1\(1 downto 0),
      \state_out_reg[56]_1\(0) => \state_out_reg[56]_2\(0),
      \state_out_reg[60]\(2 downto 0) => \state_out_reg[60]_0\(2 downto 0),
      \state_out_reg[60]_0\(1 downto 0) => \state_out_reg[60]_1\(1 downto 0),
      \state_out_reg[60]_1\(2 downto 0) => \state_out_reg[60]_2\(2 downto 0),
      \state_out_reg[8]\(2 downto 0) => \state_out_reg[8]_0\(2 downto 0),
      \state_out_reg[96]\(63 downto 0) => \state_out_reg[28]_1\(63 downto 0),
      \state_out_reg[96]_0\(0) => \state_out_reg[96]_0\(0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_19
     port map (
      D(55 downto 28) => sbox_state(60 downto 33),
      D(27 downto 0) => sbox_state(28 downto 1),
      Q(63 downto 61) => \round_state[4]\(127 downto 125),
      Q(60 downto 33) => \^q\(119 downto 92),
      Q(32 downto 29) => \round_state[4]\(96 downto 93),
      Q(28 downto 1) => \^q\(91 downto 64),
      Q(0) => \^q\(0),
      add_const_state(55 downto 28) => \^add_const_state\(59 downto 32),
      add_const_state(27 downto 0) => \^add_const_state\(27 downto 0),
      add_const_state_0(62 downto 0) => add_const_state_0(62 downto 0),
      \state_out_reg[127]\(69 downto 0) => D(70 downto 1),
      \state_out_reg[28]\(55 downto 0) => \state_out_reg[28]_1\(119 downto 64),
      \state_out_reg[96]\(0) => \state_out_reg[96]_1\(0)
    );
\state_out0_carry__14_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => S(1)
    );
\state_out0_carry__14_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(61),
      O => S(0)
    );
\state_out[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \state_out_reg[96]_1\(0),
      I1 => add_const_state_0(31),
      I2 => \round_state[4]\(96),
      I3 => \^q\(0),
      O => D(0)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(0),
      Q => \^q\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(43),
      Q => \^q\(95)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(44),
      Q => \^q\(96)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(45),
      Q => \^q\(97)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(46),
      Q => \^q\(98)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(47),
      Q => \^q\(99)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(48),
      Q => \^q\(100)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(49),
      Q => \^q\(101)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(50),
      Q => \^q\(102)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(51),
      Q => \^q\(103)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(52),
      Q => \^q\(104)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => \^q\(10)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(53),
      Q => \^q\(105)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(54),
      Q => \^q\(106)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(55),
      Q => \^q\(107)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(56),
      Q => \^q\(108)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(57),
      Q => \^q\(109)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(58),
      Q => \^q\(110)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(59),
      Q => \^q\(111)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(60),
      Q => \^q\(112)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(61),
      Q => \^q\(113)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(62),
      Q => \^q\(114)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => \^q\(11)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(63),
      Q => \^q\(115)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(64),
      Q => \^q\(116)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(65),
      Q => \^q\(117)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(66),
      Q => \^q\(118)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(67),
      Q => \^q\(119)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(68),
      Q => \round_state[4]\(125)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(69),
      Q => \round_state[4]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(70),
      Q => \round_state[4]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => \^q\(12)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => \^q\(13)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => \^q\(14)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(15),
      Q => \^q\(15)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => \^q\(16)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => \^q\(17)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => \^q\(18)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => \^q\(19)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(1),
      Q => \^q\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => \^q\(20)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => \^q\(21)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => \^q\(22)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(23),
      Q => \^q\(23)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => \^q\(24)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => \^q\(25)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => \^q\(26)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => \^q\(27)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => \^q\(28)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(1),
      Q => \^q\(29)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(2),
      Q => \^q\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(2),
      Q => \^q\(30)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(3),
      Q => \^q\(31)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(4),
      Q => \^q\(32)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(33),
      Q => \^q\(33)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(34),
      Q => \^q\(34)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(35),
      Q => \^q\(35)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(36),
      Q => \^q\(36)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => \^q\(37)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => \^q\(38)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(39),
      Q => \^q\(39)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(3),
      Q => \^q\(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => \^q\(40)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => \^q\(41)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => \^q\(42)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => \^q\(43)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => \^q\(44)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => \^q\(45)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => \^q\(46)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(47),
      Q => \^q\(47)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => \^q\(48)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => \^q\(49)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(4),
      Q => \^q\(4)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => \^q\(50)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => \^q\(51)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => \^q\(52)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => \^q\(53)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => \^q\(54)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(55),
      Q => \^q\(55)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => \^q\(56)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => \^q\(57)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => \^q\(58)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => \^q\(59)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => \^q\(5)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => \^q\(60)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(5),
      Q => \^q\(61)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(6),
      Q => \^q\(62)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(7),
      Q => \^q\(63)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(8),
      Q => \^q\(64)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(9),
      Q => \^q\(65)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(10),
      Q => \^q\(66)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(11),
      Q => \^q\(67)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(12),
      Q => \^q\(68)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => \^q\(6)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(13),
      Q => \^q\(69)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(14),
      Q => \^q\(70)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(15),
      Q => \^q\(71)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(16),
      Q => \^q\(72)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(17),
      Q => \^q\(73)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(18),
      Q => \^q\(74)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(19),
      Q => \^q\(75)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(20),
      Q => \^q\(76)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(21),
      Q => \^q\(77)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(22),
      Q => \^q\(78)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(7),
      Q => \^q\(7)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(23),
      Q => \^q\(79)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(24),
      Q => \^q\(80)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(25),
      Q => \^q\(81)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(26),
      Q => \^q\(82)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(27),
      Q => \^q\(83)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(28),
      Q => \^q\(84)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(29),
      Q => \^q\(85)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(30),
      Q => \^q\(86)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(31),
      Q => \^q\(87)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(32),
      Q => \^q\(88)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => \^q\(8)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(33),
      Q => \^q\(89)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(34),
      Q => \^q\(90)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(35),
      Q => \^q\(91)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(36),
      Q => \round_state[4]\(93)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(37),
      Q => \round_state[4]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(38),
      Q => \round_state[4]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(39),
      Q => \round_state[4]\(96)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(40),
      Q => \^q\(92)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(41),
      Q => \^q\(93)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(42),
      Q => \^q\(94)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_5 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[33]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[125]_0\ : out STD_LOGIC_VECTOR ( 120 downto 0 );
    \state_out_reg[26]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[24]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[21]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[63]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[57]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[47]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[45]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[41]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 69 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[60]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[32]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[36]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[40]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[44]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[52]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[60]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 70 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_5 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_5;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_5 is
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \round_state[5]\ : STD_LOGIC_VECTOR ( 127 downto 65 );
  signal sbox_state : STD_LOGIC_VECTOR ( 60 downto 1 );
  signal \^state_out_reg[125]_0\ : STD_LOGIC_VECTOR ( 120 downto 0 );
begin
  add_const_state(62 downto 0) <= \^add_const_state\(62 downto 0);
  \state_out_reg[125]_0\(120 downto 0) <= \^state_out_reg[125]_0\(120 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_16
     port map (
      Q(63 downto 0) => Q(63 downto 0),
      S(1 downto 0) => S(1 downto 0),
      add_const_state(62 downto 0) => \^add_const_state\(62 downto 0),
      \state_out0_carry__13_0\(32) => \^state_out_reg[125]_0\(60),
      \state_out0_carry__13_0\(31 downto 27) => \^state_out_reg[125]_0\(58 downto 54),
      \state_out0_carry__13_0\(26) => \^state_out_reg[125]_0\(52),
      \state_out0_carry__13_0\(25) => \^state_out_reg[125]_0\(50),
      \state_out0_carry__13_0\(24 downto 21) => \^state_out_reg[125]_0\(47 downto 44),
      \state_out0_carry__13_0\(20 downto 17) => \^state_out_reg[125]_0\(41 downto 38),
      \state_out0_carry__13_0\(16 downto 13) => \^state_out_reg[125]_0\(33 downto 30),
      \state_out0_carry__13_0\(12) => \^state_out_reg[125]_0\(26),
      \state_out0_carry__13_0\(11 downto 10) => \^state_out_reg[125]_0\(24 downto 23),
      \state_out0_carry__13_0\(9 downto 8) => \^state_out_reg[125]_0\(21 downto 20),
      \state_out0_carry__13_0\(7 downto 5) => \^state_out_reg[125]_0\(15 downto 13),
      \state_out0_carry__13_0\(4 downto 1) => \^state_out_reg[125]_0\(9 downto 6),
      \state_out0_carry__13_0\(0) => \^state_out_reg[125]_0\(2),
      \state_out_reg[13]\(0) => \state_out_reg[13]_0\(0),
      \state_out_reg[15]\(1 downto 0) => \state_out_reg[15]_0\(1 downto 0),
      \state_out_reg[21]\(1 downto 0) => \state_out_reg[21]_0\(1 downto 0),
      \state_out_reg[24]\(1 downto 0) => \state_out_reg[24]_0\(1 downto 0),
      \state_out_reg[26]\(0) => \state_out_reg[26]_0\(0),
      \state_out_reg[2]\(0) => \state_out_reg[2]_0\(0),
      \state_out_reg[32]\(2 downto 0) => \state_out_reg[32]_0\(2 downto 0),
      \state_out_reg[33]\(3 downto 0) => \state_out_reg[33]_0\(3 downto 0),
      \state_out_reg[36]\(0) => \state_out_reg[36]_0\(0),
      \state_out_reg[36]_0\(2 downto 0) => \state_out_reg[36]_1\(2 downto 0),
      \state_out_reg[40]\(2 downto 0) => \state_out_reg[40]_0\(2 downto 0),
      \state_out_reg[40]_0\(0) => \state_out_reg[40]_1\(0),
      \state_out_reg[41]\(3 downto 0) => \state_out_reg[41]_0\(3 downto 0),
      \state_out_reg[44]\(1 downto 0) => \state_out_reg[44]_0\(1 downto 0),
      \state_out_reg[44]_0\(1 downto 0) => \state_out_reg[44]_1\(1 downto 0),
      \state_out_reg[45]\(1 downto 0) => \state_out_reg[45]_0\(1 downto 0),
      \state_out_reg[47]\(1 downto 0) => \state_out_reg[47]_0\(1 downto 0),
      \state_out_reg[48]\(3 downto 0) => \state_out_reg[48]_0\(3 downto 0),
      \state_out_reg[48]_0\(1 downto 0) => \state_out_reg[48]_1\(1 downto 0),
      \state_out_reg[52]\(1 downto 0) => \state_out_reg[52]_0\(1 downto 0),
      \state_out_reg[52]_0\(1 downto 0) => \state_out_reg[52]_1\(1 downto 0),
      \state_out_reg[52]_1\(2 downto 0) => \state_out_reg[52]_2\(2 downto 0),
      \state_out_reg[56]\(0) => \state_out_reg[56]_0\(0),
      \state_out_reg[56]_0\(1 downto 0) => \state_out_reg[56]_1\(1 downto 0),
      \state_out_reg[57]\(3 downto 0) => \state_out_reg[57]_0\(3 downto 0),
      \state_out_reg[60]\(1 downto 0) => \state_out_reg[60]_0\(1 downto 0),
      \state_out_reg[60]_0\(2 downto 0) => \state_out_reg[60]_1\(2 downto 0),
      \state_out_reg[60]_1\(2 downto 0) => \state_out_reg[60]_2\(2 downto 0),
      \state_out_reg[63]\(0) => \state_out_reg[63]_0\(0),
      \state_out_reg[9]\(3 downto 0) => \state_out_reg[9]_0\(3 downto 0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_17
     port map (
      CO(0) => CO(0),
      D(55 downto 28) => sbox_state(60 downto 33),
      D(27 downto 0) => sbox_state(28 downto 1),
      Q(55 downto 0) => Q(119 downto 64),
      add_const_state(55 downto 28) => \^add_const_state\(59 downto 32),
      add_const_state(27 downto 0) => \^add_const_state\(27 downto 0),
      add_const_state_0(61 downto 0) => add_const_state_0(61 downto 0),
      \state_out_reg[127]\(68 downto 0) => D(69 downto 1),
      \state_out_reg[31]\(64 downto 63) => \round_state[5]\(127 downto 126),
      \state_out_reg[31]\(62 downto 35) => \^state_out_reg[125]_0\(120 downto 93),
      \state_out_reg[31]\(34) => \round_state[5]\(97),
      \state_out_reg[31]\(33) => \^state_out_reg[125]_0\(92),
      \state_out_reg[31]\(32 downto 31) => \round_state[5]\(95 downto 94),
      \state_out_reg[31]\(30 downto 3) => \^state_out_reg[125]_0\(91 downto 64),
      \state_out_reg[31]\(2) => \round_state[5]\(65),
      \state_out_reg[31]\(1 downto 0) => \^state_out_reg[125]_0\(1 downto 0)
    );
\state_out0_carry__14_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_out_reg[125]_0\(63),
      O => \state_out_reg[63]_1\(0)
    );
\state_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^state_out_reg[125]_0\(1),
      I1 => \round_state[5]\(97),
      I2 => add_const_state_0(31),
      O => D(0)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(0),
      Q => \^state_out_reg[125]_0\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(43),
      Q => \^state_out_reg[125]_0\(95)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(44),
      Q => \^state_out_reg[125]_0\(96)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(45),
      Q => \^state_out_reg[125]_0\(97)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(46),
      Q => \^state_out_reg[125]_0\(98)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(47),
      Q => \^state_out_reg[125]_0\(99)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(48),
      Q => \^state_out_reg[125]_0\(100)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(49),
      Q => \^state_out_reg[125]_0\(101)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(50),
      Q => \^state_out_reg[125]_0\(102)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(51),
      Q => \^state_out_reg[125]_0\(103)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(52),
      Q => \^state_out_reg[125]_0\(104)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => \^state_out_reg[125]_0\(10)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(53),
      Q => \^state_out_reg[125]_0\(105)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(54),
      Q => \^state_out_reg[125]_0\(106)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(55),
      Q => \^state_out_reg[125]_0\(107)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(56),
      Q => \^state_out_reg[125]_0\(108)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(57),
      Q => \^state_out_reg[125]_0\(109)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(58),
      Q => \^state_out_reg[125]_0\(110)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(59),
      Q => \^state_out_reg[125]_0\(111)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(60),
      Q => \^state_out_reg[125]_0\(112)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(61),
      Q => \^state_out_reg[125]_0\(113)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(62),
      Q => \^state_out_reg[125]_0\(114)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => \^state_out_reg[125]_0\(11)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(63),
      Q => \^state_out_reg[125]_0\(115)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(64),
      Q => \^state_out_reg[125]_0\(116)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(65),
      Q => \^state_out_reg[125]_0\(117)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(66),
      Q => \^state_out_reg[125]_0\(118)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(67),
      Q => \^state_out_reg[125]_0\(119)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(68),
      Q => \^state_out_reg[125]_0\(120)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(69),
      Q => \round_state[5]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(70),
      Q => \round_state[5]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => \^state_out_reg[125]_0\(12)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => \^state_out_reg[125]_0\(13)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => \^state_out_reg[125]_0\(14)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(15),
      Q => \^state_out_reg[125]_0\(15)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => \^state_out_reg[125]_0\(16)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => \^state_out_reg[125]_0\(17)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => \^state_out_reg[125]_0\(18)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => \^state_out_reg[125]_0\(19)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(1),
      Q => \^state_out_reg[125]_0\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => \^state_out_reg[125]_0\(20)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => \^state_out_reg[125]_0\(21)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => \^state_out_reg[125]_0\(22)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(23),
      Q => \^state_out_reg[125]_0\(23)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => \^state_out_reg[125]_0\(24)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => \^state_out_reg[125]_0\(25)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => \^state_out_reg[125]_0\(26)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => \^state_out_reg[125]_0\(27)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => \^state_out_reg[125]_0\(28)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(1),
      Q => \^state_out_reg[125]_0\(29)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(2),
      Q => \^state_out_reg[125]_0\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(2),
      Q => \^state_out_reg[125]_0\(30)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(3),
      Q => \^state_out_reg[125]_0\(31)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(4),
      Q => \^state_out_reg[125]_0\(32)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(33),
      Q => \^state_out_reg[125]_0\(33)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(34),
      Q => \^state_out_reg[125]_0\(34)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(35),
      Q => \^state_out_reg[125]_0\(35)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(36),
      Q => \^state_out_reg[125]_0\(36)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => \^state_out_reg[125]_0\(37)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => \^state_out_reg[125]_0\(38)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(39),
      Q => \^state_out_reg[125]_0\(39)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(3),
      Q => \^state_out_reg[125]_0\(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => \^state_out_reg[125]_0\(40)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => \^state_out_reg[125]_0\(41)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => \^state_out_reg[125]_0\(42)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => \^state_out_reg[125]_0\(43)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => \^state_out_reg[125]_0\(44)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => \^state_out_reg[125]_0\(45)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => \^state_out_reg[125]_0\(46)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(47),
      Q => \^state_out_reg[125]_0\(47)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => \^state_out_reg[125]_0\(48)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => \^state_out_reg[125]_0\(49)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(4),
      Q => \^state_out_reg[125]_0\(4)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => \^state_out_reg[125]_0\(50)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => \^state_out_reg[125]_0\(51)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => \^state_out_reg[125]_0\(52)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => \^state_out_reg[125]_0\(53)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => \^state_out_reg[125]_0\(54)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(55),
      Q => \^state_out_reg[125]_0\(55)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => \^state_out_reg[125]_0\(56)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => \^state_out_reg[125]_0\(57)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => \^state_out_reg[125]_0\(58)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => \^state_out_reg[125]_0\(59)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => \^state_out_reg[125]_0\(5)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => \^state_out_reg[125]_0\(60)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(5),
      Q => \^state_out_reg[125]_0\(61)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(6),
      Q => \^state_out_reg[125]_0\(62)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(7),
      Q => \^state_out_reg[125]_0\(63)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(8),
      Q => \round_state[5]\(65)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(9),
      Q => \^state_out_reg[125]_0\(64)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(10),
      Q => \^state_out_reg[125]_0\(65)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(11),
      Q => \^state_out_reg[125]_0\(66)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(12),
      Q => \^state_out_reg[125]_0\(67)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => \^state_out_reg[125]_0\(6)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(13),
      Q => \^state_out_reg[125]_0\(68)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(14),
      Q => \^state_out_reg[125]_0\(69)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(15),
      Q => \^state_out_reg[125]_0\(70)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(16),
      Q => \^state_out_reg[125]_0\(71)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(17),
      Q => \^state_out_reg[125]_0\(72)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(18),
      Q => \^state_out_reg[125]_0\(73)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(19),
      Q => \^state_out_reg[125]_0\(74)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(20),
      Q => \^state_out_reg[125]_0\(75)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(21),
      Q => \^state_out_reg[125]_0\(76)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(22),
      Q => \^state_out_reg[125]_0\(77)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(7),
      Q => \^state_out_reg[125]_0\(7)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(23),
      Q => \^state_out_reg[125]_0\(78)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(24),
      Q => \^state_out_reg[125]_0\(79)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(25),
      Q => \^state_out_reg[125]_0\(80)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(26),
      Q => \^state_out_reg[125]_0\(81)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(27),
      Q => \^state_out_reg[125]_0\(82)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(28),
      Q => \^state_out_reg[125]_0\(83)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(29),
      Q => \^state_out_reg[125]_0\(84)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(30),
      Q => \^state_out_reg[125]_0\(85)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(31),
      Q => \^state_out_reg[125]_0\(86)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(32),
      Q => \^state_out_reg[125]_0\(87)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => \^state_out_reg[125]_0\(8)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(33),
      Q => \^state_out_reg[125]_0\(88)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(34),
      Q => \^state_out_reg[125]_0\(89)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(35),
      Q => \^state_out_reg[125]_0\(90)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(36),
      Q => \^state_out_reg[125]_0\(91)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(37),
      Q => \round_state[5]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(38),
      Q => \round_state[5]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(39),
      Q => \^state_out_reg[125]_0\(92)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(40),
      Q => \round_state[5]\(97)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(41),
      Q => \^state_out_reg[125]_0\(93)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(42),
      Q => \^state_out_reg[125]_0\(94)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => \^state_out_reg[125]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_6 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 61 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[57]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[53]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[49]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[43]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[41]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[37]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[33]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[29]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[25]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[13]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 69 downto 0 );
    \state_out_reg[29]_1\ : in STD_LOGIC_VECTOR ( 120 downto 0 );
    \state_out_reg[37]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[41]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[49]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[53]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[57]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[61]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[33]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[41]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[45]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[49]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[53]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[57]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[61]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \state_out_reg[96]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_6 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_6;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal linear_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \round_state[6]\ : STD_LOGIC_VECTOR ( 127 downto 65 );
  signal sbox_state : STD_LOGIC_VECTOR ( 61 downto 2 );
begin
  Q(119 downto 0) <= \^q\(119 downto 0);
  add_const_state(61 downto 0) <= \^add_const_state\(61 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_14
     port map (
      CO(0) => CO(0),
      D(0) => linear_state(0),
      Q(41 downto 37) => \^q\(61 downto 57),
      Q(36 downto 32) => \^q\(55 downto 51),
      Q(31) => \^q\(49),
      Q(30) => \^q\(46),
      Q(29 downto 26) => \^q\(43 downto 40),
      Q(25 downto 20) => \^q\(38 downto 33),
      Q(19 downto 18) => \^q\(30 downto 29),
      Q(17 downto 14) => \^q\(26 downto 23),
      Q(13 downto 9) => \^q\(20 downto 16),
      Q(8) => \^q\(13),
      Q(7) => \^q\(10),
      Q(6 downto 0) => \^q\(8 downto 2),
      add_const_state(61 downto 0) => \^add_const_state\(61 downto 0),
      \state_out_reg[0]\(64) => \state_out_reg[29]_1\(92),
      \state_out_reg[0]\(63 downto 0) => \state_out_reg[29]_1\(63 downto 0),
      \state_out_reg[0]_0\(0) => \state_out_reg[0]_0\(0),
      \state_out_reg[13]\(1 downto 0) => \state_out_reg[13]_0\(1 downto 0),
      \state_out_reg[17]\(1 downto 0) => \state_out_reg[17]_0\(1 downto 0),
      \state_out_reg[20]\(2 downto 0) => \state_out_reg[20]_0\(2 downto 0),
      \state_out_reg[25]\(2 downto 0) => \state_out_reg[25]_0\(2 downto 0),
      \state_out_reg[29]\(1 downto 0) => \state_out_reg[29]_0\(1 downto 0),
      \state_out_reg[33]\(1 downto 0) => \state_out_reg[33]_0\(1 downto 0),
      \state_out_reg[33]_0\(3 downto 0) => \state_out_reg[33]_1\(3 downto 0),
      \state_out_reg[37]\(3 downto 0) => \state_out_reg[37]_0\(3 downto 0),
      \state_out_reg[37]_0\(0) => \state_out_reg[37]_1\(0),
      \state_out_reg[41]\(2 downto 0) => \state_out_reg[41]_0\(2 downto 0),
      \state_out_reg[41]_0\(3 downto 0) => \state_out_reg[41]_1\(3 downto 0),
      \state_out_reg[41]_1\(3 downto 0) => \state_out_reg[41]_2\(3 downto 0),
      \state_out_reg[43]\(1 downto 0) => \state_out_reg[43]_0\(1 downto 0),
      \state_out_reg[45]\(0) => \state_out_reg[45]_0\(0),
      \state_out_reg[45]_0\(1 downto 0) => \state_out_reg[45]_1\(1 downto 0),
      \state_out_reg[49]\(1 downto 0) => \state_out_reg[49]_0\(1 downto 0),
      \state_out_reg[49]_0\(1 downto 0) => \state_out_reg[49]_1\(1 downto 0),
      \state_out_reg[49]_1\(1 downto 0) => \state_out_reg[49]_2\(1 downto 0),
      \state_out_reg[53]\(2 downto 0) => \state_out_reg[53]_0\(2 downto 0),
      \state_out_reg[53]_0\(1 downto 0) => \state_out_reg[53]_1\(1 downto 0),
      \state_out_reg[53]_1\(1 downto 0) => \state_out_reg[53]_2\(1 downto 0),
      \state_out_reg[57]\(2 downto 0) => \state_out_reg[57]_0\(2 downto 0),
      \state_out_reg[57]_0\(1 downto 0) => \state_out_reg[57]_1\(1 downto 0),
      \state_out_reg[57]_1\(3 downto 0) => \state_out_reg[57]_2\(3 downto 0),
      \state_out_reg[5]\(3 downto 0) => \state_out_reg[5]_0\(3 downto 0),
      \state_out_reg[61]\(3 downto 0) => \state_out_reg[61]_0\(3 downto 0),
      \state_out_reg[61]_0\(0) => \state_out_reg[61]_1\(0),
      \state_out_reg[61]_1\(1 downto 0) => \state_out_reg[61]_2\(1 downto 0),
      \state_out_reg[8]\(2 downto 0) => \state_out_reg[8]_0\(2 downto 0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_15
     port map (
      D(55 downto 28) => sbox_state(61 downto 34),
      D(27 downto 0) => sbox_state(29 downto 2),
      Q(64 downto 63) => \round_state[6]\(127 downto 126),
      Q(62 downto 35) => \^q\(119 downto 92),
      Q(34) => \round_state[6]\(97),
      Q(33) => \^q\(91),
      Q(32 downto 31) => \round_state[6]\(95 downto 94),
      Q(30 downto 3) => \^q\(90 downto 63),
      Q(2) => \round_state[6]\(65),
      Q(1 downto 0) => \^q\(1 downto 0),
      add_const_state(55 downto 28) => \^add_const_state\(59 downto 32),
      add_const_state(27 downto 0) => \^add_const_state\(27 downto 0),
      add_const_state_0(61 downto 0) => add_const_state_0(61 downto 0),
      \state_out_reg[127]\(68 downto 0) => D(69 downto 1),
      \state_out_reg[29]\(55 downto 28) => \state_out_reg[29]_1\(120 downto 93),
      \state_out_reg[29]\(27 downto 0) => \state_out_reg[29]_1\(91 downto 64),
      \state_out_reg[96]\(0) => \state_out_reg[96]_0\(0)
    );
\state_out0_carry__14_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => S(1)
    );
\state_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^q\(1),
      I1 => \round_state[6]\(97),
      I2 => add_const_state_0(31),
      O => D(0)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => linear_state(0),
      Q => \^q\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(42),
      Q => \^q\(94)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(43),
      Q => \^q\(95)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(44),
      Q => \^q\(96)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(45),
      Q => \^q\(97)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(46),
      Q => \^q\(98)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(47),
      Q => \^q\(99)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(48),
      Q => \^q\(100)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(49),
      Q => \^q\(101)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(50),
      Q => \^q\(102)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(51),
      Q => \^q\(103)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => \^q\(10)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(52),
      Q => \^q\(104)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(53),
      Q => \^q\(105)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(54),
      Q => \^q\(106)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(55),
      Q => \^q\(107)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(56),
      Q => \^q\(108)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(57),
      Q => \^q\(109)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(58),
      Q => \^q\(110)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(59),
      Q => \^q\(111)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(60),
      Q => \^q\(112)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(61),
      Q => \^q\(113)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => \^q\(11)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(62),
      Q => \^q\(114)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(63),
      Q => \^q\(115)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(64),
      Q => \^q\(116)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(65),
      Q => \^q\(117)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(66),
      Q => \^q\(118)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(67),
      Q => \^q\(119)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(68),
      Q => \round_state[6]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(69),
      Q => \round_state[6]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => \^q\(12)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => \^q\(13)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => \^q\(14)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(15),
      Q => \^q\(15)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => \^q\(16)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => \^q\(17)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => \^q\(18)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => \^q\(19)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(0),
      Q => \^q\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => \^q\(20)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => \^q\(21)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => \^q\(22)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(23),
      Q => \^q\(23)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => \^q\(24)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => \^q\(25)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => \^q\(26)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => \^q\(27)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => \^q\(28)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(29),
      Q => \^q\(29)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(2),
      Q => \^q\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(1),
      Q => \^q\(30)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(2),
      Q => \^q\(31)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(3),
      Q => \^q\(32)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(4),
      Q => \^q\(33)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(34),
      Q => \^q\(34)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(35),
      Q => \^q\(35)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(36),
      Q => \^q\(36)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => \^q\(37)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => \^q\(38)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(39),
      Q => \^q\(39)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(3),
      Q => \^q\(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => \^q\(40)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => \^q\(41)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => \^q\(42)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => \^q\(43)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => \^q\(44)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => \^q\(45)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => \^q\(46)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(47),
      Q => \^q\(47)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => \^q\(48)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => \^q\(49)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(4),
      Q => \^q\(4)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => \^q\(50)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => \^q\(51)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => \^q\(52)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => \^q\(53)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => \^q\(54)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(55),
      Q => \^q\(55)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => \^q\(56)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => \^q\(57)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => \^q\(58)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => \^q\(59)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => \^q\(5)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => \^q\(60)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(61),
      Q => \^q\(61)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(5),
      Q => S(0)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(6),
      Q => \^q\(62)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(7),
      Q => \round_state[6]\(65)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(8),
      Q => \^q\(63)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(9),
      Q => \^q\(64)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(10),
      Q => \^q\(65)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(11),
      Q => \^q\(66)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => \^q\(6)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(12),
      Q => \^q\(67)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(13),
      Q => \^q\(68)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(14),
      Q => \^q\(69)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(15),
      Q => \^q\(70)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(16),
      Q => \^q\(71)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(17),
      Q => \^q\(72)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(18),
      Q => \^q\(73)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(19),
      Q => \^q\(74)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(20),
      Q => \^q\(75)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(21),
      Q => \^q\(76)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(7),
      Q => \^q\(7)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(22),
      Q => \^q\(77)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(23),
      Q => \^q\(78)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(24),
      Q => \^q\(79)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(25),
      Q => \^q\(80)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(26),
      Q => \^q\(81)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(27),
      Q => \^q\(82)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(28),
      Q => \^q\(83)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(29),
      Q => \^q\(84)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(30),
      Q => \^q\(85)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(31),
      Q => \^q\(86)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => \^q\(8)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(32),
      Q => \^q\(87)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(33),
      Q => \^q\(88)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(34),
      Q => \^q\(89)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(35),
      Q => \^q\(90)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(36),
      Q => \round_state[6]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(37),
      Q => \round_state[6]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(38),
      Q => \^q\(91)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(39),
      Q => \round_state[6]\(97)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(40),
      Q => \^q\(92)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(41),
      Q => \^q\(93)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_7 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_out_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 70 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[28]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[16]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[62]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[59]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[56]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[44]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[38]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[33]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \round_state[6]\ : in STD_LOGIC_VECTOR ( 120 downto 0 );
    \state_out_reg[37]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[41]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[45]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[49]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[53]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[57]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[61]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[33]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[37]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[41]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[45]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[49]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[53]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[57]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[61]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_7 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_7;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal linear_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \round_state[7]\ : STD_LOGIC_VECTOR ( 127 downto 93 );
  signal sbox_state : STD_LOGIC_VECTOR ( 61 downto 2 );
begin
  Q(119 downto 0) <= \^q\(119 downto 0);
  add_const_state(61 downto 0) <= \^add_const_state\(61 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_12
     port map (
      D(0) => linear_state(0),
      Q(32 downto 31) => \^q\(59 downto 58),
      Q(30 downto 23) => \^q\(56 downto 49),
      Q(22 downto 19) => \^q\(44 downto 41),
      Q(18 downto 17) => \^q\(38 downto 37),
      Q(16) => \^q\(33),
      Q(15) => \^q\(31),
      Q(14 downto 13) => \^q\(29 downto 28),
      Q(12) => \^q\(26),
      Q(11 downto 8) => \^q\(23 downto 20),
      Q(7 downto 5) => \^q\(16 downto 14),
      Q(4 downto 2) => \^q\(9 downto 7),
      Q(1) => \^q\(4),
      Q(0) => \^q\(2),
      S(0) => S(0),
      add_const_state(61 downto 0) => \^add_const_state\(61 downto 0),
      \round_state[6]\(64) => \round_state[6]\(92),
      \round_state[6]\(63 downto 0) => \round_state[6]\(63 downto 0),
      \state_out_reg[16]\(2 downto 0) => \state_out_reg[16]_0\(2 downto 0),
      \state_out_reg[20]\(0) => \state_out_reg[20]_0\(0),
      \state_out_reg[23]\(2 downto 0) => \state_out_reg[23]_0\(2 downto 0),
      \state_out_reg[28]\(1 downto 0) => \state_out_reg[28]_0\(1 downto 0),
      \state_out_reg[31]\(1 downto 0) => \state_out_reg[31]_0\(1 downto 0),
      \state_out_reg[33]\(0) => \state_out_reg[33]_0\(0),
      \state_out_reg[33]_0\(1 downto 0) => \state_out_reg[33]_1\(1 downto 0),
      \state_out_reg[37]\(3 downto 0) => \state_out_reg[37]_0\(3 downto 0),
      \state_out_reg[37]_0\(3 downto 0) => \state_out_reg[37]_1\(3 downto 0),
      \state_out_reg[38]\(1 downto 0) => \state_out_reg[38]_0\(1 downto 0),
      \state_out_reg[41]\(2 downto 0) => \state_out_reg[41]_0\(2 downto 0),
      \state_out_reg[41]_0\(2 downto 0) => \state_out_reg[41]_1\(2 downto 0),
      \state_out_reg[44]\(3 downto 0) => \state_out_reg[44]_0\(3 downto 0),
      \state_out_reg[45]\(1 downto 0) => \state_out_reg[45]_0\(1 downto 0),
      \state_out_reg[45]_0\(1 downto 0) => \state_out_reg[45]_1\(1 downto 0),
      \state_out_reg[49]\(1 downto 0) => \state_out_reg[49]_0\(1 downto 0),
      \state_out_reg[49]_0\(1 downto 0) => \state_out_reg[49]_1\(1 downto 0),
      \state_out_reg[4]\(1 downto 0) => \state_out_reg[4]_0\(1 downto 0),
      \state_out_reg[52]\(3 downto 0) => \state_out_reg[52]_0\(3 downto 0),
      \state_out_reg[53]\(2 downto 0) => \state_out_reg[53]_0\(2 downto 0),
      \state_out_reg[53]_0\(2 downto 0) => \state_out_reg[53]_1\(2 downto 0),
      \state_out_reg[56]\(3 downto 0) => \state_out_reg[56]_0\(3 downto 0),
      \state_out_reg[57]\(2 downto 0) => \state_out_reg[57]_0\(2 downto 0),
      \state_out_reg[57]_0\(2 downto 0) => \state_out_reg[57]_1\(2 downto 0),
      \state_out_reg[59]\(1 downto 0) => \state_out_reg[59]_0\(1 downto 0),
      \state_out_reg[61]\(1 downto 0) => \state_out_reg[61]_0\(1 downto 0),
      \state_out_reg[61]_0\(3 downto 0) => \state_out_reg[61]_1\(3 downto 0),
      \state_out_reg[63]\(0) => \state_out_reg[63]_0\(0),
      \state_out_reg[8]\(1 downto 0) => \state_out_reg[8]_0\(1 downto 0),
      \state_out_reg[9]\(0) => \state_out_reg[9]_0\(0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_13
     port map (
      CO(0) => CO(0),
      D(55 downto 28) => sbox_state(61 downto 34),
      D(27 downto 0) => sbox_state(29 downto 2),
      Q(63 downto 61) => \round_state[7]\(127 downto 125),
      Q(60 downto 33) => \^q\(119 downto 92),
      Q(32 downto 29) => \round_state[7]\(96 downto 93),
      Q(28 downto 1) => \^q\(91 downto 64),
      Q(0) => \^q\(0),
      add_const_state(55 downto 28) => \^add_const_state\(59 downto 32),
      add_const_state(27 downto 0) => \^add_const_state\(27 downto 0),
      add_const_state_0(62 downto 0) => add_const_state_0(62 downto 0),
      \round_state[6]\(55 downto 28) => \round_state[6]\(120 downto 93),
      \round_state[6]\(27 downto 0) => \round_state[6]\(91 downto 64),
      \state_out_reg[127]\(69 downto 0) => D(70 downto 1)
    );
\state_out0_carry__14_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => \state_out_reg[62]_0\(1)
    );
\state_out0_carry__14_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(61),
      O => \state_out_reg[62]_0\(0)
    );
\state_out[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => CO(0),
      I1 => add_const_state_0(31),
      I2 => \round_state[7]\(96),
      I3 => \^q\(0),
      O => D(0)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => linear_state(0),
      Q => \^q\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(42),
      Q => \^q\(95)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(43),
      Q => \^q\(96)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(44),
      Q => \^q\(97)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(45),
      Q => \^q\(98)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(46),
      Q => \^q\(99)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(47),
      Q => \^q\(100)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(48),
      Q => \^q\(101)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(49),
      Q => \^q\(102)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(50),
      Q => \^q\(103)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(51),
      Q => \^q\(104)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => \^q\(10)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(52),
      Q => \^q\(105)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(53),
      Q => \^q\(106)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(54),
      Q => \^q\(107)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(55),
      Q => \^q\(108)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(56),
      Q => \^q\(109)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(57),
      Q => \^q\(110)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(58),
      Q => \^q\(111)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(59),
      Q => \^q\(112)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(60),
      Q => \^q\(113)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(61),
      Q => \^q\(114)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => \^q\(11)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(62),
      Q => \^q\(115)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(63),
      Q => \^q\(116)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(64),
      Q => \^q\(117)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(65),
      Q => \^q\(118)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(66),
      Q => \^q\(119)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(67),
      Q => \round_state[7]\(125)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(68),
      Q => \round_state[7]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(69),
      Q => \round_state[7]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => \^q\(12)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => \^q\(13)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => \^q\(14)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(15),
      Q => \^q\(15)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => \^q\(16)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => \^q\(17)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => \^q\(18)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => \^q\(19)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(0),
      Q => \^q\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => \^q\(20)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => \^q\(21)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => \^q\(22)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(23),
      Q => \^q\(23)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => \^q\(24)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => \^q\(25)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => \^q\(26)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => \^q\(27)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => \^q\(28)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(29),
      Q => \^q\(29)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(2),
      Q => \^q\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(1),
      Q => \^q\(30)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(2),
      Q => \^q\(31)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(3),
      Q => \^q\(32)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(4),
      Q => \^q\(33)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(34),
      Q => \^q\(34)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(35),
      Q => \^q\(35)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(36),
      Q => \^q\(36)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => \^q\(37)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => \^q\(38)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(39),
      Q => \^q\(39)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(3),
      Q => \^q\(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => \^q\(40)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => \^q\(41)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => \^q\(42)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => \^q\(43)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => \^q\(44)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => \^q\(45)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => \^q\(46)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(47),
      Q => \^q\(47)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => \^q\(48)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => \^q\(49)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(4),
      Q => \^q\(4)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => \^q\(50)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => \^q\(51)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => \^q\(52)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => \^q\(53)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => \^q\(54)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(55),
      Q => \^q\(55)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => \^q\(56)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => \^q\(57)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => \^q\(58)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => \^q\(59)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => \^q\(5)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => \^q\(60)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(61),
      Q => \^q\(61)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(5),
      Q => \^q\(62)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(6),
      Q => \^q\(63)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(7),
      Q => \^q\(64)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(8),
      Q => \^q\(65)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(9),
      Q => \^q\(66)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(10),
      Q => \^q\(67)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(11),
      Q => \^q\(68)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => \^q\(6)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(12),
      Q => \^q\(69)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(13),
      Q => \^q\(70)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(14),
      Q => \^q\(71)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(15),
      Q => \^q\(72)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(16),
      Q => \^q\(73)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(17),
      Q => \^q\(74)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(18),
      Q => \^q\(75)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(19),
      Q => \^q\(76)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(20),
      Q => \^q\(77)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(21),
      Q => \^q\(78)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(7),
      Q => \^q\(7)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(22),
      Q => \^q\(79)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(23),
      Q => \^q\(80)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(24),
      Q => \^q\(81)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(25),
      Q => \^q\(82)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(26),
      Q => \^q\(83)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(27),
      Q => \^q\(84)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(28),
      Q => \^q\(85)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(29),
      Q => \^q\(86)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(30),
      Q => \^q\(87)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(31),
      Q => \^q\(88)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => \^q\(8)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(32),
      Q => \^q\(89)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(33),
      Q => \^q\(90)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(34),
      Q => \^q\(91)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(35),
      Q => \round_state[7]\(93)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(36),
      Q => \round_state[7]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(37),
      Q => \round_state[7]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(38),
      Q => \round_state[7]\(96)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(39),
      Q => \^q\(92)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(40),
      Q => \^q\(93)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(41),
      Q => \^q\(94)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_8 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 70 downto 0 );
    \state_out_reg[124]_0\ : out STD_LOGIC_VECTOR ( 119 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[56]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[52]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[44]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[36]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[32]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[27]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[24]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[20]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[12]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[36]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[56]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[32]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[36]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[40]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[56]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[60]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[96]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[96]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[127]_0\ : in STD_LOGIC_VECTOR ( 70 downto 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_8 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_8;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_8 is
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \round_state[8]\ : STD_LOGIC_VECTOR ( 127 downto 93 );
  signal sbox_state : STD_LOGIC_VECTOR ( 60 downto 1 );
  signal \^state_out_reg[124]_0\ : STD_LOGIC_VECTOR ( 119 downto 0 );
begin
  add_const_state(62 downto 0) <= \^add_const_state\(62 downto 0);
  \state_out_reg[124]_0\(119 downto 0) <= \^state_out_reg[124]_0\(119 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant_10
     port map (
      CO(0) => CO(0),
      Q(63 downto 0) => Q(63 downto 0),
      add_const_state(62 downto 0) => \^add_const_state\(62 downto 0),
      \state_out0_carry__12_0\(33) => \^state_out_reg[124]_0\(56),
      \state_out0_carry__12_0\(32 downto 29) => \^state_out_reg[124]_0\(52 downto 49),
      \state_out0_carry__12_0\(28 downto 25) => \^state_out_reg[124]_0\(44 downto 41),
      \state_out0_carry__12_0\(24 downto 23) => \^state_out_reg[124]_0\(39 downto 38),
      \state_out0_carry__12_0\(22 downto 21) => \^state_out_reg[124]_0\(36 downto 35),
      \state_out0_carry__12_0\(20 downto 19) => \^state_out_reg[124]_0\(33 downto 32),
      \state_out0_carry__12_0\(18) => \^state_out_reg[124]_0\(30),
      \state_out0_carry__12_0\(17) => \^state_out_reg[124]_0\(27),
      \state_out0_carry__12_0\(16 downto 15) => \^state_out_reg[124]_0\(25 downto 24),
      \state_out0_carry__12_0\(14 downto 12) => \^state_out_reg[124]_0\(22 downto 20),
      \state_out0_carry__12_0\(11 downto 10) => \^state_out_reg[124]_0\(18 downto 17),
      \state_out0_carry__12_0\(9 downto 6) => \^state_out_reg[124]_0\(15 downto 12),
      \state_out0_carry__12_0\(5 downto 3) => \^state_out_reg[124]_0\(9 downto 7),
      \state_out0_carry__12_0\(2 downto 1) => \^state_out_reg[124]_0\(4 downto 3),
      \state_out0_carry__12_0\(0) => \^state_out_reg[124]_0\(1),
      \state_out_reg[12]\(1 downto 0) => \state_out_reg[12]_0\(1 downto 0),
      \state_out_reg[15]\(2 downto 0) => \state_out_reg[15]_0\(2 downto 0),
      \state_out_reg[20]\(2 downto 0) => \state_out_reg[20]_0\(2 downto 0),
      \state_out_reg[24]\(2 downto 0) => \state_out_reg[24]_0\(2 downto 0),
      \state_out_reg[27]\(1 downto 0) => \state_out_reg[27]_0\(1 downto 0),
      \state_out_reg[32]\(1 downto 0) => \state_out_reg[32]_0\(1 downto 0),
      \state_out_reg[32]_0\(1 downto 0) => \state_out_reg[32]_1\(1 downto 0),
      \state_out_reg[36]\(2 downto 0) => \state_out_reg[36]_0\(2 downto 0),
      \state_out_reg[36]_0\(1 downto 0) => \state_out_reg[36]_1\(1 downto 0),
      \state_out_reg[36]_1\(0) => \state_out_reg[36]_2\(0),
      \state_out_reg[39]\(1 downto 0) => \state_out_reg[39]_0\(1 downto 0),
      \state_out_reg[40]\(1 downto 0) => \state_out_reg[40]_0\(1 downto 0),
      \state_out_reg[40]_0\(1 downto 0) => \state_out_reg[40]_1\(1 downto 0),
      \state_out_reg[44]\(3 downto 0) => \state_out_reg[44]_0\(3 downto 0),
      \state_out_reg[44]_0\(0) => \state_out_reg[44]_1\(0),
      \state_out_reg[44]_1\(3 downto 0) => \state_out_reg[44]_2\(3 downto 0),
      \state_out_reg[48]\(2 downto 0) => \state_out_reg[48]_0\(2 downto 0),
      \state_out_reg[4]\(2 downto 0) => \state_out_reg[4]_0\(2 downto 0),
      \state_out_reg[52]\(3 downto 0) => \state_out_reg[52]_0\(3 downto 0),
      \state_out_reg[52]_0\(0) => \state_out_reg[52]_1\(0),
      \state_out_reg[52]_1\(3 downto 0) => \state_out_reg[52]_2\(3 downto 0),
      \state_out_reg[56]\(0) => \state_out_reg[56]_0\(0),
      \state_out_reg[56]_0\(2 downto 0) => \state_out_reg[56]_1\(2 downto 0),
      \state_out_reg[56]_1\(3 downto 0) => \state_out_reg[56]_2\(3 downto 0),
      \state_out_reg[60]\(1 downto 0) => \state_out_reg[60]_0\(1 downto 0),
      \state_out_reg[60]_0\(1 downto 0) => \state_out_reg[60]_1\(1 downto 0),
      \state_out_reg[8]\(1 downto 0) => \state_out_reg[8]_0\(1 downto 0),
      \state_out_reg[96]\(1 downto 0) => \state_out_reg[96]_0\(1 downto 0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox_11
     port map (
      D(55 downto 28) => sbox_state(60 downto 33),
      D(27 downto 0) => sbox_state(28 downto 1),
      Q(55 downto 0) => Q(119 downto 64),
      add_const_state(55 downto 28) => \^add_const_state\(59 downto 32),
      add_const_state(27 downto 0) => \^add_const_state\(27 downto 0),
      add_const_state_0(62 downto 0) => add_const_state_0(62 downto 0),
      \state_out_reg[127]\(69 downto 0) => D(70 downto 1),
      \state_out_reg[31]\(63 downto 61) => \round_state[8]\(127 downto 125),
      \state_out_reg[31]\(60 downto 33) => \^state_out_reg[124]_0\(119 downto 92),
      \state_out_reg[31]\(32 downto 29) => \round_state[8]\(96 downto 93),
      \state_out_reg[31]\(28 downto 1) => \^state_out_reg[124]_0\(91 downto 64),
      \state_out_reg[31]\(0) => \^state_out_reg[124]_0\(0),
      \state_out_reg[96]\(0) => \state_out_reg[96]_1\(0)
    );
\state_out0_carry__14_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_out_reg[124]_0\(63),
      O => S(1)
    );
\state_out0_carry__14_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_out_reg[124]_0\(62),
      O => S(0)
    );
\state_out[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \state_out_reg[96]_1\(0),
      I1 => add_const_state_0(31),
      I2 => \round_state[8]\(96),
      I3 => \^state_out_reg[124]_0\(0),
      O => D(0)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(0),
      Q => \^state_out_reg[124]_0\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(43),
      Q => \^state_out_reg[124]_0\(95)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(44),
      Q => \^state_out_reg[124]_0\(96)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(45),
      Q => \^state_out_reg[124]_0\(97)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(46),
      Q => \^state_out_reg[124]_0\(98)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(47),
      Q => \^state_out_reg[124]_0\(99)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(48),
      Q => \^state_out_reg[124]_0\(100)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(49),
      Q => \^state_out_reg[124]_0\(101)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(50),
      Q => \^state_out_reg[124]_0\(102)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(51),
      Q => \^state_out_reg[124]_0\(103)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(52),
      Q => \^state_out_reg[124]_0\(104)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => \^state_out_reg[124]_0\(10)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(53),
      Q => \^state_out_reg[124]_0\(105)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(54),
      Q => \^state_out_reg[124]_0\(106)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(55),
      Q => \^state_out_reg[124]_0\(107)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(56),
      Q => \^state_out_reg[124]_0\(108)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(57),
      Q => \^state_out_reg[124]_0\(109)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(58),
      Q => \^state_out_reg[124]_0\(110)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(59),
      Q => \^state_out_reg[124]_0\(111)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(60),
      Q => \^state_out_reg[124]_0\(112)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(61),
      Q => \^state_out_reg[124]_0\(113)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(62),
      Q => \^state_out_reg[124]_0\(114)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => \^state_out_reg[124]_0\(11)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(63),
      Q => \^state_out_reg[124]_0\(115)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(64),
      Q => \^state_out_reg[124]_0\(116)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(65),
      Q => \^state_out_reg[124]_0\(117)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(66),
      Q => \^state_out_reg[124]_0\(118)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(67),
      Q => \^state_out_reg[124]_0\(119)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(68),
      Q => \round_state[8]\(125)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(69),
      Q => \round_state[8]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(70),
      Q => \round_state[8]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => \^state_out_reg[124]_0\(12)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => \^state_out_reg[124]_0\(13)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => \^state_out_reg[124]_0\(14)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(15),
      Q => \^state_out_reg[124]_0\(15)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => \^state_out_reg[124]_0\(16)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => \^state_out_reg[124]_0\(17)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => \^state_out_reg[124]_0\(18)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => \^state_out_reg[124]_0\(19)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(1),
      Q => \^state_out_reg[124]_0\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => \^state_out_reg[124]_0\(20)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => \^state_out_reg[124]_0\(21)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => \^state_out_reg[124]_0\(22)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(23),
      Q => \^state_out_reg[124]_0\(23)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => \^state_out_reg[124]_0\(24)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => \^state_out_reg[124]_0\(25)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => \^state_out_reg[124]_0\(26)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => \^state_out_reg[124]_0\(27)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => \^state_out_reg[124]_0\(28)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(1),
      Q => \^state_out_reg[124]_0\(29)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(2),
      Q => \^state_out_reg[124]_0\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(2),
      Q => \^state_out_reg[124]_0\(30)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(3),
      Q => \^state_out_reg[124]_0\(31)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(4),
      Q => \^state_out_reg[124]_0\(32)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(33),
      Q => \^state_out_reg[124]_0\(33)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(34),
      Q => \^state_out_reg[124]_0\(34)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(35),
      Q => \^state_out_reg[124]_0\(35)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(36),
      Q => \^state_out_reg[124]_0\(36)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => \^state_out_reg[124]_0\(37)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => \^state_out_reg[124]_0\(38)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(39),
      Q => \^state_out_reg[124]_0\(39)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(3),
      Q => \^state_out_reg[124]_0\(3)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => \^state_out_reg[124]_0\(40)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => \^state_out_reg[124]_0\(41)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => \^state_out_reg[124]_0\(42)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => \^state_out_reg[124]_0\(43)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => \^state_out_reg[124]_0\(44)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => \^state_out_reg[124]_0\(45)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => \^state_out_reg[124]_0\(46)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(47),
      Q => \^state_out_reg[124]_0\(47)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => \^state_out_reg[124]_0\(48)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => \^state_out_reg[124]_0\(49)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(4),
      Q => \^state_out_reg[124]_0\(4)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => \^state_out_reg[124]_0\(50)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => \^state_out_reg[124]_0\(51)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => \^state_out_reg[124]_0\(52)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => \^state_out_reg[124]_0\(53)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => \^state_out_reg[124]_0\(54)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(55),
      Q => \^state_out_reg[124]_0\(55)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => \^state_out_reg[124]_0\(56)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => \^state_out_reg[124]_0\(57)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => \^state_out_reg[124]_0\(58)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => \^state_out_reg[124]_0\(59)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => \^state_out_reg[124]_0\(5)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => \^state_out_reg[124]_0\(60)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(5),
      Q => \^state_out_reg[124]_0\(61)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(6),
      Q => \^state_out_reg[124]_0\(62)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(7),
      Q => \^state_out_reg[124]_0\(63)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(8),
      Q => \^state_out_reg[124]_0\(64)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(9),
      Q => \^state_out_reg[124]_0\(65)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(10),
      Q => \^state_out_reg[124]_0\(66)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(11),
      Q => \^state_out_reg[124]_0\(67)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(12),
      Q => \^state_out_reg[124]_0\(68)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => \^state_out_reg[124]_0\(6)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(13),
      Q => \^state_out_reg[124]_0\(69)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(14),
      Q => \^state_out_reg[124]_0\(70)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(15),
      Q => \^state_out_reg[124]_0\(71)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(16),
      Q => \^state_out_reg[124]_0\(72)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(17),
      Q => \^state_out_reg[124]_0\(73)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(18),
      Q => \^state_out_reg[124]_0\(74)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(19),
      Q => \^state_out_reg[124]_0\(75)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(20),
      Q => \^state_out_reg[124]_0\(76)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(21),
      Q => \^state_out_reg[124]_0\(77)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(22),
      Q => \^state_out_reg[124]_0\(78)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(7),
      Q => \^state_out_reg[124]_0\(7)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(23),
      Q => \^state_out_reg[124]_0\(79)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(24),
      Q => \^state_out_reg[124]_0\(80)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(25),
      Q => \^state_out_reg[124]_0\(81)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(26),
      Q => \^state_out_reg[124]_0\(82)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(27),
      Q => \^state_out_reg[124]_0\(83)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(28),
      Q => \^state_out_reg[124]_0\(84)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(29),
      Q => \^state_out_reg[124]_0\(85)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(30),
      Q => \^state_out_reg[124]_0\(86)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(31),
      Q => \^state_out_reg[124]_0\(87)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(32),
      Q => \^state_out_reg[124]_0\(88)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => \^state_out_reg[124]_0\(8)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(33),
      Q => \^state_out_reg[124]_0\(89)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(34),
      Q => \^state_out_reg[124]_0\(90)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(35),
      Q => \^state_out_reg[124]_0\(91)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(36),
      Q => \round_state[8]\(93)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(37),
      Q => \round_state[8]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(38),
      Q => \round_state[8]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(39),
      Q => \round_state[8]\(96)
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(40),
      Q => \^state_out_reg[124]_0\(92)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(41),
      Q => \^state_out_reg[124]_0\(93)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => \state_out_reg[127]_0\(42),
      Q => \^state_out_reg[124]_0\(94)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => \^state_out_reg[124]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_round_9 is
  port (
    add_const_state : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \state_out_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[127]_0\ : out STD_LOGIC_VECTOR ( 78 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 108 downto 0 );
    \state_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[26]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[23]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[18]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[51]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[45]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[41]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[34]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_out_reg[28]_0\ : in STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_out_reg[36]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[40]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[48]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[52]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[56]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[60]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[32]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[36]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_out_reg[40]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_out_reg[44]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[52]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_out_reg[56]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_const_state_0 : in STD_LOGIC_VECTOR ( 59 downto 0 );
    D : in STD_LOGIC_VECTOR ( 70 downto 0 );
    enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_round_9 : entity is "ascon_round";
end design_ascon_ascon_core_0_2_ascon_round_9;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_round_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 108 downto 0 );
  signal \^add_const_state\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \round_state[9]\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sbox_state : STD_LOGIC_VECTOR ( 60 downto 1 );
  signal \state_out_reg[96]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_state_out_reg[96]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_out_reg[96]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(108 downto 0) <= \^q\(108 downto 0);
  add_const_state(62 downto 0) <= \^add_const_state\(62 downto 0);
constant_inst: entity work.design_ascon_ascon_core_0_2_ascon_add_constant
     port map (
      Q(27 downto 24) => \^q\(56 downto 53),
      Q(23 downto 21) => \^q\(49 downto 47),
      Q(20) => \^q\(45),
      Q(19 downto 18) => \^q\(42 downto 41),
      Q(17) => \^q\(38),
      Q(16 downto 15) => \^q\(36 downto 35),
      Q(14) => \^q\(31),
      Q(13 downto 12) => \^q\(28 downto 27),
      Q(11) => \^q\(25),
      Q(10 downto 9) => \^q\(23 downto 22),
      Q(8) => \^q\(20),
      Q(7 downto 6) => \^q\(18 downto 17),
      Q(5 downto 3) => \^q\(15 downto 13),
      Q(2) => \^q\(8),
      Q(1) => \^q\(3),
      Q(0) => \^q\(1),
      S(1 downto 0) => S(1 downto 0),
      add_const_state(62 downto 0) => \^add_const_state\(62 downto 0),
      \state_out_reg[11]\(0) => \state_out_reg[11]_0\(0),
      \state_out_reg[18]\(2 downto 0) => \state_out_reg[18]_0\(2 downto 0),
      \state_out_reg[23]\(2 downto 0) => \state_out_reg[23]_0\(2 downto 0),
      \state_out_reg[26]\(1 downto 0) => \state_out_reg[26]_0\(1 downto 0),
      \state_out_reg[31]\(2 downto 0) => \state_out_reg[31]_0\(2 downto 0),
      \state_out_reg[32]\(1 downto 0) => \state_out_reg[32]_0\(1 downto 0),
      \state_out_reg[34]\(0) => \state_out_reg[34]_0\(0),
      \state_out_reg[36]\(2 downto 0) => \state_out_reg[36]_0\(2 downto 0),
      \state_out_reg[36]_0\(2 downto 0) => \state_out_reg[36]_1\(2 downto 0),
      \state_out_reg[39]\(1 downto 0) => \state_out_reg[39]_0\(1 downto 0),
      \state_out_reg[40]\(1 downto 0) => \state_out_reg[40]_0\(1 downto 0),
      \state_out_reg[40]_0\(1 downto 0) => \state_out_reg[40]_1\(1 downto 0),
      \state_out_reg[41]\(0) => \state_out_reg[41]_0\(0),
      \state_out_reg[44]\(1 downto 0) => \state_out_reg[44]_0\(1 downto 0),
      \state_out_reg[44]_0\(3 downto 0) => \state_out_reg[44]_1\(3 downto 0),
      \state_out_reg[45]\(1 downto 0) => \state_out_reg[45]_0\(1 downto 0),
      \state_out_reg[48]\(2 downto 0) => \state_out_reg[48]_0\(2 downto 0),
      \state_out_reg[51]\(2 downto 0) => \state_out_reg[51]_0\(2 downto 0),
      \state_out_reg[52]\(0) => \state_out_reg[52]_0\(0),
      \state_out_reg[52]_0\(2 downto 0) => \state_out_reg[52]_1\(2 downto 0),
      \state_out_reg[52]_1\(3 downto 0) => \state_out_reg[52]_2\(3 downto 0),
      \state_out_reg[56]\(2 downto 0) => \state_out_reg[56]_0\(2 downto 0),
      \state_out_reg[56]_0\(0) => \state_out_reg[56]_1\(0),
      \state_out_reg[59]\(3 downto 0) => \state_out_reg[59]_0\(3 downto 0),
      \state_out_reg[60]\(1 downto 0) => \state_out_reg[60]_0\(1 downto 0),
      \state_out_reg[63]\(0) => \state_out_reg[63]_0\(0),
      \state_out_reg[6]\(1 downto 0) => \state_out_reg[6]_0\(1 downto 0),
      \state_out_reg[96]\(63 downto 0) => \state_out_reg[28]_0\(63 downto 0)
    );
sbox_inst: entity work.design_ascon_ascon_core_0_2_ascon_sbox
     port map (
      CO(0) => \state_out_reg[96]_i_2_n_3\,
      D(55 downto 28) => sbox_state(60 downto 33),
      D(27 downto 0) => sbox_state(28 downto 1),
      Q(66 downto 63) => \round_state[9]\(127 downto 124),
      Q(62 downto 39) => \^q\(108 downto 85),
      Q(38 downto 31) => \round_state[9]\(99 downto 92),
      Q(30 downto 7) => \^q\(84 downto 61),
      Q(6 downto 4) => \round_state[9]\(67 downto 65),
      Q(3) => \^q\(0),
      Q(2 downto 0) => \round_state[9]\(2 downto 0),
      add_const_state(55 downto 28) => \^add_const_state\(59 downto 32),
      add_const_state(27 downto 0) => \^add_const_state\(27 downto 0),
      add_const_state_0(59 downto 0) => add_const_state_0(59 downto 0),
      \state_out_reg[127]\(76 downto 2) => \state_out_reg[127]_0\(78 downto 4),
      \state_out_reg[127]\(1 downto 0) => \state_out_reg[127]_0\(2 downto 1),
      \state_out_reg[28]\(55 downto 0) => \state_out_reg[28]_0\(119 downto 64)
    );
\state_out[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \state_out_reg[96]_i_2_n_3\,
      I1 => add_const_state_0(28),
      I2 => \round_state[9]\(96),
      I3 => \round_state[9]\(0),
      O => \state_out_reg[127]_0\(0)
    );
\state_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^q\(0),
      I1 => \round_state[9]\(99),
      I2 => add_const_state_0(31),
      O => \state_out_reg[127]_0\(3)
    );
\state_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(0),
      Q => \round_state[9]\(0)
    );
\state_out_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(43),
      Q => \^q\(85)
    );
\state_out_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(44),
      Q => \^q\(86)
    );
\state_out_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(45),
      Q => \^q\(87)
    );
\state_out_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(46),
      Q => \^q\(88)
    );
\state_out_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(47),
      Q => \^q\(89)
    );
\state_out_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(48),
      Q => \^q\(90)
    );
\state_out_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(49),
      Q => \^q\(91)
    );
\state_out_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(50),
      Q => \^q\(92)
    );
\state_out_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(51),
      Q => \^q\(93)
    );
\state_out_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(52),
      Q => \^q\(94)
    );
\state_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(10),
      Q => \^q\(7)
    );
\state_out_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(53),
      Q => \^q\(95)
    );
\state_out_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(54),
      Q => \^q\(96)
    );
\state_out_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(55),
      Q => \^q\(97)
    );
\state_out_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(56),
      Q => \^q\(98)
    );
\state_out_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(57),
      Q => \^q\(99)
    );
\state_out_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(58),
      Q => \^q\(100)
    );
\state_out_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(59),
      Q => \^q\(101)
    );
\state_out_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(60),
      Q => \^q\(102)
    );
\state_out_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(61),
      Q => \^q\(103)
    );
\state_out_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(62),
      Q => \^q\(104)
    );
\state_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(11),
      Q => \^q\(8)
    );
\state_out_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(63),
      Q => \^q\(105)
    );
\state_out_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(64),
      Q => \^q\(106)
    );
\state_out_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(65),
      Q => \^q\(107)
    );
\state_out_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(66),
      Q => \^q\(108)
    );
\state_out_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(67),
      Q => \round_state[9]\(124)
    );
\state_out_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(68),
      Q => \round_state[9]\(125)
    );
\state_out_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(69),
      Q => \round_state[9]\(126)
    );
\state_out_reg[127]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(70),
      Q => \round_state[9]\(127)
    );
\state_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(12),
      Q => \^q\(9)
    );
\state_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(13),
      Q => \^q\(10)
    );
\state_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(14),
      Q => \^q\(11)
    );
\state_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(15),
      Q => \^q\(12)
    );
\state_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(16),
      Q => \^q\(13)
    );
\state_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(17),
      Q => \^q\(14)
    );
\state_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(18),
      Q => \^q\(15)
    );
\state_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(19),
      Q => \^q\(16)
    );
\state_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(1),
      Q => \round_state[9]\(1)
    );
\state_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(20),
      Q => \^q\(17)
    );
\state_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(21),
      Q => \^q\(18)
    );
\state_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(22),
      Q => \^q\(19)
    );
\state_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(23),
      Q => \^q\(20)
    );
\state_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(24),
      Q => \^q\(21)
    );
\state_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(25),
      Q => \^q\(22)
    );
\state_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(26),
      Q => \^q\(23)
    );
\state_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(27),
      Q => \^q\(24)
    );
\state_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(28),
      Q => \^q\(25)
    );
\state_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(1),
      Q => \^q\(26)
    );
\state_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(2),
      Q => \round_state[9]\(2)
    );
\state_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(2),
      Q => \^q\(27)
    );
\state_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(3),
      Q => \^q\(28)
    );
\state_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(4),
      Q => \^q\(29)
    );
\state_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(33),
      Q => \^q\(30)
    );
\state_out_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(34),
      Q => \^q\(31)
    );
\state_out_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(35),
      Q => \^q\(32)
    );
\state_out_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(36),
      Q => \^q\(33)
    );
\state_out_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(37),
      Q => \^q\(34)
    );
\state_out_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(38),
      Q => \^q\(35)
    );
\state_out_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(39),
      Q => \^q\(36)
    );
\state_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(3),
      Q => \^q\(0)
    );
\state_out_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(40),
      Q => \^q\(37)
    );
\state_out_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(41),
      Q => \^q\(38)
    );
\state_out_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(42),
      Q => \^q\(39)
    );
\state_out_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(43),
      Q => \^q\(40)
    );
\state_out_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(44),
      Q => \^q\(41)
    );
\state_out_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(45),
      Q => \^q\(42)
    );
\state_out_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(46),
      Q => \^q\(43)
    );
\state_out_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(47),
      Q => \^q\(44)
    );
\state_out_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(48),
      Q => \^q\(45)
    );
\state_out_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(49),
      Q => \^q\(46)
    );
\state_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(4),
      Q => \^q\(1)
    );
\state_out_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(50),
      Q => \^q\(47)
    );
\state_out_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(51),
      Q => \^q\(48)
    );
\state_out_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(52),
      Q => \^q\(49)
    );
\state_out_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(53),
      Q => \^q\(50)
    );
\state_out_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(54),
      Q => \^q\(51)
    );
\state_out_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(55),
      Q => \^q\(52)
    );
\state_out_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(56),
      Q => \^q\(53)
    );
\state_out_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(57),
      Q => \^q\(54)
    );
\state_out_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(58),
      Q => \^q\(55)
    );
\state_out_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(59),
      Q => \^q\(56)
    );
\state_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(5),
      Q => \^q\(2)
    );
\state_out_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(60),
      Q => \^q\(57)
    );
\state_out_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(5),
      Q => \^q\(58)
    );
\state_out_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(6),
      Q => \^q\(59)
    );
\state_out_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(7),
      Q => \^q\(60)
    );
\state_out_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(8),
      Q => \round_state[9]\(65)
    );
\state_out_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(9),
      Q => \round_state[9]\(66)
    );
\state_out_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(10),
      Q => \round_state[9]\(67)
    );
\state_out_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(11),
      Q => \^q\(61)
    );
\state_out_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(12),
      Q => \^q\(62)
    );
\state_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(6),
      Q => \^q\(3)
    );
\state_out_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(13),
      Q => \^q\(63)
    );
\state_out_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(14),
      Q => \^q\(64)
    );
\state_out_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(15),
      Q => \^q\(65)
    );
\state_out_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(16),
      Q => \^q\(66)
    );
\state_out_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(17),
      Q => \^q\(67)
    );
\state_out_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(18),
      Q => \^q\(68)
    );
\state_out_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(19),
      Q => \^q\(69)
    );
\state_out_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(20),
      Q => \^q\(70)
    );
\state_out_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(21),
      Q => \^q\(71)
    );
\state_out_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(22),
      Q => \^q\(72)
    );
\state_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(7),
      Q => \^q\(4)
    );
\state_out_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(23),
      Q => \^q\(73)
    );
\state_out_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(24),
      Q => \^q\(74)
    );
\state_out_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(25),
      Q => \^q\(75)
    );
\state_out_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(26),
      Q => \^q\(76)
    );
\state_out_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(27),
      Q => \^q\(77)
    );
\state_out_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(28),
      Q => \^q\(78)
    );
\state_out_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(29),
      Q => \^q\(79)
    );
\state_out_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(30),
      Q => \^q\(80)
    );
\state_out_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(31),
      Q => \^q\(81)
    );
\state_out_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(32),
      Q => \^q\(82)
    );
\state_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(8),
      Q => \^q\(5)
    );
\state_out_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(33),
      Q => \^q\(83)
    );
\state_out_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(34),
      Q => \^q\(84)
    );
\state_out_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(35),
      Q => \round_state[9]\(92)
    );
\state_out_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(36),
      Q => \round_state[9]\(93)
    );
\state_out_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(37),
      Q => \round_state[9]\(94)
    );
\state_out_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(38),
      Q => \round_state[9]\(95)
    );
\state_out_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(39),
      Q => \round_state[9]\(96)
    );
\state_out_reg[96]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 1) => \NLW_state_out_reg[96]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \state_out_reg[96]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_out_reg[96]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\state_out_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(40),
      Q => \round_state[9]\(97)
    );
\state_out_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(41),
      Q => \round_state[9]\(98)
    );
\state_out_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => D(42),
      Q => \round_state[9]\(99)
    );
\state_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => enable,
      CLR => rst,
      D => sbox_state(9),
      Q => \^q\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2_ascon_top is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    enable : in STD_LOGIC;
    key : in STD_LOGIC_VECTOR ( 127 downto 0 );
    nonce : in STD_LOGIC_VECTOR ( 127 downto 0 );
    plaintext : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ciphertext : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_ascon_ascon_core_0_2_ascon_top : entity is "ascon_top";
end design_ascon_ascon_core_0_2_ascon_top;

architecture STRUCTURE of design_ascon_ascon_core_0_2_ascon_top is
  signal \<const0>\ : STD_LOGIC;
  signal add_const_state : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal add_const_state_0 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_const_state_11 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_const_state_13 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_const_state_15 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal add_const_state_18 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal add_const_state_21 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_const_state_24 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_const_state_5 : STD_LOGIC_VECTOR ( 63 downto 5 );
  signal add_const_state_8 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \^ciphertext\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \genblk1[10].round_inst_n_250\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_251\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_252\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_253\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_254\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_255\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_256\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_257\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_258\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_259\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_260\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_261\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_262\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_263\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_264\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_265\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_266\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_267\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_268\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_269\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_270\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_271\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_272\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_273\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_274\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_275\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_276\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_277\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_278\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_279\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_280\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_281\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_282\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_283\ : STD_LOGIC;
  signal \genblk1[10].round_inst_n_60\ : STD_LOGIC;
  signal \genblk1[11].round_inst_n_63\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_187\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_188\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_189\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_190\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_191\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_192\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_193\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_194\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_195\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_196\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_197\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_198\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_199\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_200\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_201\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_202\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_203\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_204\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_205\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_206\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_207\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_208\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_209\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_210\ : STD_LOGIC;
  signal \genblk1[1].round_inst_n_74\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_251\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_252\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_253\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_254\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_255\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_256\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_257\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_258\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_259\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_260\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_261\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_262\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_263\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_264\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_265\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_266\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_267\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_268\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_269\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_270\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_271\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_272\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_273\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_274\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_275\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_276\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_277\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_278\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_279\ : STD_LOGIC;
  signal \genblk1[2].round_inst_n_59\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_255\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_256\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_257\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_258\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_259\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_260\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_261\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_262\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_263\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_264\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_265\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_266\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_267\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_268\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_269\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_270\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_271\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_272\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_273\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_274\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_275\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_276\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_277\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_278\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_279\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_280\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_281\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_282\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_283\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_284\ : STD_LOGIC;
  signal \genblk1[3].round_inst_n_63\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_255\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_256\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_257\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_258\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_259\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_260\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_261\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_262\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_263\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_264\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_265\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_266\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_267\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_268\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_269\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_270\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_271\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_272\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_273\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_274\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_275\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_276\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_277\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_278\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_279\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_280\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_281\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_282\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_283\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_284\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_285\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_286\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_287\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_288\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_289\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_290\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_291\ : STD_LOGIC;
  signal \genblk1[4].round_inst_n_63\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_189\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_190\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_191\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_192\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_193\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_194\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_195\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_196\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_197\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_198\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_199\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_200\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_201\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_202\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_203\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_204\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_205\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_206\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_207\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_208\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_209\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_210\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_211\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_212\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_213\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_214\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_215\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_216\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_217\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_218\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_288\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_63\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_64\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_65\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_66\ : STD_LOGIC;
  signal \genblk1[5].round_inst_n_67\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_185\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_186\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_187\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_188\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_189\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_190\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_191\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_192\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_193\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_194\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_195\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_196\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_197\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_198\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_199\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_200\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_201\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_202\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_203\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_204\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_205\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_206\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_207\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_208\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_209\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_210\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_211\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_212\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_213\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_214\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_215\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_216\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_217\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_218\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_219\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_220\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_221\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_222\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_223\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_224\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_225\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_226\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_296\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_62\ : STD_LOGIC;
  signal \genblk1[6].round_inst_n_63\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_254\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_255\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_256\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_257\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_258\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_259\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_260\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_261\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_262\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_263\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_264\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_265\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_266\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_267\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_268\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_269\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_270\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_271\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_272\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_273\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_274\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_275\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_276\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_277\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_278\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_279\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_280\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_281\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_282\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_283\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_284\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_285\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_286\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_287\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_288\ : STD_LOGIC;
  signal \genblk1[7].round_inst_n_62\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_255\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_256\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_257\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_258\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_259\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_260\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_261\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_262\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_263\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_264\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_265\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_266\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_267\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_268\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_269\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_270\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_271\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_272\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_273\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_274\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_275\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_276\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_277\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_278\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_279\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_280\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_281\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_282\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_283\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_284\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_285\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_286\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_287\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_288\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_289\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_290\ : STD_LOGIC;
  signal \genblk1[8].round_inst_n_63\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_139\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_252\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_253\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_254\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_255\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_256\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_257\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_258\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_259\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_260\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_261\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_262\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_263\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_264\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_265\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_266\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_267\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_268\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_269\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_270\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_271\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_272\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_273\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_274\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_275\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_276\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_277\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_278\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_279\ : STD_LOGIC;
  signal \genblk1[9].round_inst_n_63\ : STD_LOGIC;
  signal key_schedule_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ks_inst_n_10 : STD_LOGIC;
  signal ks_inst_n_11 : STD_LOGIC;
  signal ks_inst_n_12 : STD_LOGIC;
  signal ks_inst_n_13 : STD_LOGIC;
  signal ks_inst_n_14 : STD_LOGIC;
  signal ks_inst_n_15 : STD_LOGIC;
  signal ks_inst_n_16 : STD_LOGIC;
  signal ks_inst_n_17 : STD_LOGIC;
  signal ks_inst_n_18 : STD_LOGIC;
  signal ks_inst_n_181 : STD_LOGIC;
  signal ks_inst_n_182 : STD_LOGIC;
  signal ks_inst_n_183 : STD_LOGIC;
  signal ks_inst_n_184 : STD_LOGIC;
  signal ks_inst_n_185 : STD_LOGIC;
  signal ks_inst_n_186 : STD_LOGIC;
  signal ks_inst_n_187 : STD_LOGIC;
  signal ks_inst_n_188 : STD_LOGIC;
  signal ks_inst_n_189 : STD_LOGIC;
  signal ks_inst_n_19 : STD_LOGIC;
  signal ks_inst_n_20 : STD_LOGIC;
  signal ks_inst_n_21 : STD_LOGIC;
  signal ks_inst_n_22 : STD_LOGIC;
  signal ks_inst_n_23 : STD_LOGIC;
  signal ks_inst_n_24 : STD_LOGIC;
  signal ks_inst_n_25 : STD_LOGIC;
  signal ks_inst_n_26 : STD_LOGIC;
  signal ks_inst_n_27 : STD_LOGIC;
  signal ks_inst_n_28 : STD_LOGIC;
  signal ks_inst_n_29 : STD_LOGIC;
  signal ks_inst_n_3 : STD_LOGIC;
  signal ks_inst_n_30 : STD_LOGIC;
  signal ks_inst_n_31 : STD_LOGIC;
  signal ks_inst_n_32 : STD_LOGIC;
  signal ks_inst_n_33 : STD_LOGIC;
  signal ks_inst_n_34 : STD_LOGIC;
  signal ks_inst_n_35 : STD_LOGIC;
  signal ks_inst_n_36 : STD_LOGIC;
  signal ks_inst_n_37 : STD_LOGIC;
  signal ks_inst_n_38 : STD_LOGIC;
  signal ks_inst_n_39 : STD_LOGIC;
  signal ks_inst_n_4 : STD_LOGIC;
  signal ks_inst_n_40 : STD_LOGIC;
  signal ks_inst_n_41 : STD_LOGIC;
  signal ks_inst_n_42 : STD_LOGIC;
  signal ks_inst_n_43 : STD_LOGIC;
  signal ks_inst_n_44 : STD_LOGIC;
  signal ks_inst_n_45 : STD_LOGIC;
  signal ks_inst_n_46 : STD_LOGIC;
  signal ks_inst_n_47 : STD_LOGIC;
  signal ks_inst_n_48 : STD_LOGIC;
  signal ks_inst_n_49 : STD_LOGIC;
  signal ks_inst_n_5 : STD_LOGIC;
  signal ks_inst_n_50 : STD_LOGIC;
  signal ks_inst_n_51 : STD_LOGIC;
  signal ks_inst_n_52 : STD_LOGIC;
  signal ks_inst_n_53 : STD_LOGIC;
  signal ks_inst_n_54 : STD_LOGIC;
  signal ks_inst_n_6 : STD_LOGIC;
  signal ks_inst_n_7 : STD_LOGIC;
  signal ks_inst_n_8 : STD_LOGIC;
  signal ks_inst_n_9 : STD_LOGIC;
  signal linear_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linear_state_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linear_state_16 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linear_state_19 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linear_state_22 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linear_state_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linear_state_6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linear_state_9 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 7 );
  signal \round_state[0]\ : STD_LOGIC_VECTOR ( 127 downto 2 );
  signal \round_state[10]\ : STD_LOGIC_VECTOR ( 124 downto 0 );
  signal \round_state[11]\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \round_state[1]\ : STD_LOGIC_VECTOR ( 124 downto 4 );
  signal \round_state[2]\ : STD_LOGIC_VECTOR ( 124 downto 0 );
  signal \round_state[3]\ : STD_LOGIC_VECTOR ( 124 downto 0 );
  signal \round_state[4]\ : STD_LOGIC_VECTOR ( 124 downto 0 );
  signal \round_state[5]\ : STD_LOGIC_VECTOR ( 125 downto 0 );
  signal \round_state[6]\ : STD_LOGIC_VECTOR ( 125 downto 0 );
  signal \round_state[7]\ : STD_LOGIC_VECTOR ( 124 downto 0 );
  signal \round_state[8]\ : STD_LOGIC_VECTOR ( 124 downto 0 );
  signal \round_state[9]\ : STD_LOGIC_VECTOR ( 123 downto 3 );
  signal sbox_state : STD_LOGIC_VECTOR ( 127 downto 29 );
  signal sbox_state_10 : STD_LOGIC_VECTOR ( 127 downto 29 );
  signal sbox_state_12 : STD_LOGIC_VECTOR ( 127 downto 30 );
  signal sbox_state_14 : STD_LOGIC_VECTOR ( 127 downto 30 );
  signal sbox_state_17 : STD_LOGIC_VECTOR ( 127 downto 29 );
  signal sbox_state_2 : STD_LOGIC_VECTOR ( 127 downto 1 );
  signal sbox_state_20 : STD_LOGIC_VECTOR ( 127 downto 29 );
  signal sbox_state_23 : STD_LOGIC_VECTOR ( 127 downto 1 );
  signal sbox_state_4 : STD_LOGIC_VECTOR ( 127 downto 29 );
  signal sbox_state_7 : STD_LOGIC_VECTOR ( 127 downto 29 );
begin
  ciphertext(127 downto 65) <= \^ciphertext\(127 downto 65);
  ciphertext(64) <= \<const0>\;
  ciphertext(63 downto 0) <= \^ciphertext\(63 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
final_inst: entity work.design_ascon_ascon_core_0_2_ascon_finalization
     port map (
      D(126 downto 64) => \round_state[11]\(127 downto 65),
      D(63) => p_0_in(63),
      D(62 downto 56) => \round_state[11]\(62 downto 56),
      D(55) => p_0_in(55),
      D(54 downto 48) => \round_state[11]\(54 downto 48),
      D(47) => p_0_in(47),
      D(46 downto 40) => \round_state[11]\(46 downto 40),
      D(39) => p_0_in(39),
      D(38 downto 32) => \round_state[11]\(38 downto 32),
      D(31) => p_0_in(31),
      D(30 downto 24) => \round_state[11]\(30 downto 24),
      D(23) => p_0_in(23),
      D(22 downto 16) => \round_state[11]\(22 downto 16),
      D(15) => p_0_in(15),
      D(14 downto 8) => \round_state[11]\(14 downto 8),
      D(7) => p_0_in(7),
      D(6 downto 0) => \round_state[11]\(6 downto 0),
      ciphertext(126 downto 64) => \^ciphertext\(127 downto 65),
      ciphertext(63 downto 0) => \^ciphertext\(63 downto 0),
      clk => clk,
      enable => enable,
      rst => rst
    );
\genblk1[10].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round
     port map (
      CO(0) => \genblk1[10].round_inst_n_60\,
      D(68 downto 6) => sbox_state(127 downto 65),
      D(5 downto 4) => sbox_state(62 downto 61),
      D(3) => sbox_state(32),
      D(2 downto 1) => sbox_state(30 downto 29),
      D(0) => linear_state(0),
      Q(108 downto 85) => \round_state[9]\(123 downto 100),
      Q(84 downto 61) => \round_state[9]\(91 downto 68),
      Q(60 downto 0) => \round_state[9]\(63 downto 3),
      S(1) => \genblk1[9].round_inst_n_264\,
      S(0) => \genblk1[9].round_inst_n_265\,
      add_const_state(59 downto 0) => add_const_state(63 downto 4),
      add_const_state_0(62 downto 0) => add_const_state_0(63 downto 1),
      clk => clk,
      enable => enable,
      rst => rst,
      sbox_state(1) => sbox_state(63),
      sbox_state(0) => sbox_state(31),
      \state_out_reg[124]_0\(119 downto 92) => \round_state[10]\(124 downto 97),
      \state_out_reg[124]_0\(91 downto 64) => \round_state[10]\(92 downto 65),
      \state_out_reg[124]_0\(63 downto 0) => \round_state[10]\(63 downto 0),
      \state_out_reg[127]_0\(2) => \genblk1[9].round_inst_n_252\,
      \state_out_reg[127]_0\(1) => \genblk1[9].round_inst_n_253\,
      \state_out_reg[127]_0\(0) => \genblk1[9].round_inst_n_254\,
      \state_out_reg[127]_1\(78 downto 16) => sbox_state_23(127 downto 65),
      \state_out_reg[127]_1\(15 downto 12) => sbox_state_23(63 downto 60),
      \state_out_reg[127]_1\(11 downto 4) => sbox_state_23(35 downto 28),
      \state_out_reg[127]_1\(3) => \genblk1[9].round_inst_n_139\,
      \state_out_reg[127]_1\(2 downto 1) => sbox_state_23(2 downto 1),
      \state_out_reg[127]_1\(0) => linear_state_22(0),
      \state_out_reg[12]_0\(2) => \genblk1[10].round_inst_n_279\,
      \state_out_reg[12]_0\(1) => \genblk1[10].round_inst_n_280\,
      \state_out_reg[12]_0\(0) => \genblk1[10].round_inst_n_281\,
      \state_out_reg[14]_0\(1) => \genblk1[10].round_inst_n_277\,
      \state_out_reg[14]_0\(0) => \genblk1[10].round_inst_n_278\,
      \state_out_reg[20]_0\(1) => \genblk1[10].round_inst_n_275\,
      \state_out_reg[20]_0\(0) => \genblk1[10].round_inst_n_276\,
      \state_out_reg[22]_0\(1) => \genblk1[10].round_inst_n_273\,
      \state_out_reg[22]_0\(0) => \genblk1[10].round_inst_n_274\,
      \state_out_reg[25]_0\(0) => \genblk1[10].round_inst_n_272\,
      \state_out_reg[32]_0\(3) => \genblk1[10].round_inst_n_268\,
      \state_out_reg[32]_0\(2) => \genblk1[10].round_inst_n_269\,
      \state_out_reg[32]_0\(1) => \genblk1[10].round_inst_n_270\,
      \state_out_reg[32]_0\(0) => \genblk1[10].round_inst_n_271\,
      \state_out_reg[33]_0\(0) => \genblk1[10].round_inst_n_267\,
      \state_out_reg[35]_0\(0) => \genblk1[9].round_inst_n_279\,
      \state_out_reg[39]_0\(1) => \genblk1[9].round_inst_n_277\,
      \state_out_reg[39]_0\(0) => \genblk1[9].round_inst_n_278\,
      \state_out_reg[40]_0\(2) => \genblk1[10].round_inst_n_264\,
      \state_out_reg[40]_0\(1) => \genblk1[10].round_inst_n_265\,
      \state_out_reg[40]_0\(0) => \genblk1[10].round_inst_n_266\,
      \state_out_reg[43]_0\(0) => \genblk1[9].round_inst_n_263\,
      \state_out_reg[43]_1\(0) => \genblk1[9].round_inst_n_276\,
      \state_out_reg[44]_0\(2) => \genblk1[10].round_inst_n_261\,
      \state_out_reg[44]_0\(1) => \genblk1[10].round_inst_n_262\,
      \state_out_reg[44]_0\(0) => \genblk1[10].round_inst_n_263\,
      \state_out_reg[47]_0\(1) => \genblk1[9].round_inst_n_274\,
      \state_out_reg[47]_0\(0) => \genblk1[9].round_inst_n_275\,
      \state_out_reg[48]_0\(2) => \genblk1[10].round_inst_n_258\,
      \state_out_reg[48]_0\(1) => \genblk1[10].round_inst_n_259\,
      \state_out_reg[48]_0\(0) => \genblk1[10].round_inst_n_260\,
      \state_out_reg[4]_0\(1) => \genblk1[10].round_inst_n_282\,
      \state_out_reg[4]_0\(0) => \genblk1[10].round_inst_n_283\,
      \state_out_reg[51]_0\(2) => \genblk1[9].round_inst_n_260\,
      \state_out_reg[51]_0\(1) => \genblk1[9].round_inst_n_261\,
      \state_out_reg[51]_0\(0) => \genblk1[9].round_inst_n_262\,
      \state_out_reg[51]_1\(2) => \genblk1[9].round_inst_n_271\,
      \state_out_reg[51]_1\(1) => \genblk1[9].round_inst_n_272\,
      \state_out_reg[51]_1\(0) => \genblk1[9].round_inst_n_273\,
      \state_out_reg[52]_0\(1) => \genblk1[10].round_inst_n_256\,
      \state_out_reg[52]_0\(0) => \genblk1[10].round_inst_n_257\,
      \state_out_reg[55]_0\(2) => \genblk1[9].round_inst_n_257\,
      \state_out_reg[55]_0\(1) => \genblk1[9].round_inst_n_258\,
      \state_out_reg[55]_0\(0) => \genblk1[9].round_inst_n_259\,
      \state_out_reg[55]_1\(0) => \genblk1[9].round_inst_n_270\,
      \state_out_reg[56]_0\(1) => \genblk1[10].round_inst_n_254\,
      \state_out_reg[56]_0\(0) => \genblk1[10].round_inst_n_255\,
      \state_out_reg[59]_0\(1) => \genblk1[9].round_inst_n_255\,
      \state_out_reg[59]_0\(0) => \genblk1[9].round_inst_n_256\,
      \state_out_reg[59]_1\(3) => \genblk1[9].round_inst_n_266\,
      \state_out_reg[59]_1\(2) => \genblk1[9].round_inst_n_267\,
      \state_out_reg[59]_1\(1) => \genblk1[9].round_inst_n_268\,
      \state_out_reg[59]_1\(0) => \genblk1[9].round_inst_n_269\,
      \state_out_reg[60]_0\(2) => \genblk1[10].round_inst_n_251\,
      \state_out_reg[60]_0\(1) => \genblk1[10].round_inst_n_252\,
      \state_out_reg[60]_0\(0) => \genblk1[10].round_inst_n_253\,
      \state_out_reg[61]_0\(0) => \genblk1[10].round_inst_n_250\,
      \state_out_reg[96]_0\(0) => \genblk1[11].round_inst_n_63\
    );
\genblk1[11].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_0
     port map (
      D(126 downto 64) => \round_state[11]\(127 downto 65),
      D(63) => p_0_in(63),
      D(62 downto 56) => \round_state[11]\(62 downto 56),
      D(55) => p_0_in(55),
      D(54 downto 48) => \round_state[11]\(54 downto 48),
      D(47) => p_0_in(47),
      D(46 downto 40) => \round_state[11]\(46 downto 40),
      D(39) => p_0_in(39),
      D(38 downto 32) => \round_state[11]\(38 downto 32),
      D(31) => p_0_in(31),
      D(30 downto 24) => \round_state[11]\(30 downto 24),
      D(23) => p_0_in(23),
      D(22 downto 16) => \round_state[11]\(22 downto 16),
      D(15) => p_0_in(15),
      D(14 downto 8) => \round_state[11]\(14 downto 8),
      D(7) => p_0_in(7),
      D(6 downto 0) => \round_state[11]\(6 downto 0),
      add_const_state(62 downto 0) => add_const_state_0(63 downto 1),
      clk => clk,
      enable => enable,
      rst => rst,
      \state_out_reg[0]_0\(0) => linear_state(0),
      \state_out_reg[127]_0\(69 downto 7) => sbox_state(127 downto 65),
      \state_out_reg[127]_0\(6 downto 4) => sbox_state(63 downto 61),
      \state_out_reg[127]_0\(3 downto 0) => sbox_state(32 downto 29),
      \state_out_reg[28]_0\(119 downto 92) => \round_state[10]\(124 downto 97),
      \state_out_reg[28]_0\(91 downto 64) => \round_state[10]\(92 downto 65),
      \state_out_reg[28]_0\(63 downto 0) => \round_state[10]\(63 downto 0),
      \state_out_reg[32]_0\(3) => \genblk1[10].round_inst_n_268\,
      \state_out_reg[32]_0\(2) => \genblk1[10].round_inst_n_269\,
      \state_out_reg[32]_0\(1) => \genblk1[10].round_inst_n_270\,
      \state_out_reg[32]_0\(0) => \genblk1[10].round_inst_n_271\,
      \state_out_reg[36]_0\(1) => \genblk1[10].round_inst_n_282\,
      \state_out_reg[36]_0\(0) => \genblk1[10].round_inst_n_283\,
      \state_out_reg[36]_1\(0) => \genblk1[10].round_inst_n_267\,
      \state_out_reg[40]_0\(2) => \genblk1[10].round_inst_n_264\,
      \state_out_reg[40]_0\(1) => \genblk1[10].round_inst_n_265\,
      \state_out_reg[40]_0\(0) => \genblk1[10].round_inst_n_266\,
      \state_out_reg[44]_0\(2) => \genblk1[10].round_inst_n_279\,
      \state_out_reg[44]_0\(1) => \genblk1[10].round_inst_n_280\,
      \state_out_reg[44]_0\(0) => \genblk1[10].round_inst_n_281\,
      \state_out_reg[44]_1\(2) => \genblk1[10].round_inst_n_261\,
      \state_out_reg[44]_1\(1) => \genblk1[10].round_inst_n_262\,
      \state_out_reg[44]_1\(0) => \genblk1[10].round_inst_n_263\,
      \state_out_reg[48]_0\(1) => \genblk1[10].round_inst_n_277\,
      \state_out_reg[48]_0\(0) => \genblk1[10].round_inst_n_278\,
      \state_out_reg[48]_1\(2) => \genblk1[10].round_inst_n_258\,
      \state_out_reg[48]_1\(1) => \genblk1[10].round_inst_n_259\,
      \state_out_reg[48]_1\(0) => \genblk1[10].round_inst_n_260\,
      \state_out_reg[52]_0\(1) => \genblk1[10].round_inst_n_275\,
      \state_out_reg[52]_0\(0) => \genblk1[10].round_inst_n_276\,
      \state_out_reg[52]_1\(1) => \genblk1[10].round_inst_n_256\,
      \state_out_reg[52]_1\(0) => \genblk1[10].round_inst_n_257\,
      \state_out_reg[56]_0\(1) => \genblk1[10].round_inst_n_273\,
      \state_out_reg[56]_0\(0) => \genblk1[10].round_inst_n_274\,
      \state_out_reg[56]_1\(1) => \genblk1[10].round_inst_n_254\,
      \state_out_reg[56]_1\(0) => \genblk1[10].round_inst_n_255\,
      \state_out_reg[60]_0\(0) => \genblk1[10].round_inst_n_272\,
      \state_out_reg[60]_1\(2) => \genblk1[10].round_inst_n_251\,
      \state_out_reg[60]_1\(1) => \genblk1[10].round_inst_n_252\,
      \state_out_reg[60]_1\(0) => \genblk1[10].round_inst_n_253\,
      \state_out_reg[63]\(0) => \genblk1[11].round_inst_n_63\,
      \state_out_reg[96]_0\(0) => \genblk1[10].round_inst_n_250\
    );
\genblk1[1].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_1
     port map (
      CO(0) => \genblk1[2].round_inst_n_59\,
      D(78 downto 16) => sbox_state_2(127 downto 65),
      D(15 downto 13) => sbox_state_2(63 downto 61),
      D(12 downto 5) => sbox_state_2(36 downto 29),
      D(4) => \genblk1[1].round_inst_n_74\,
      D(3 downto 1) => sbox_state_2(3 downto 1),
      D(0) => linear_state_1(0),
      Q(2 downto 0) => key_schedule_state(2 downto 0),
      S(3) => ks_inst_n_51,
      S(2) => ks_inst_n_52,
      S(1) => ks_inst_n_53,
      S(0) => ks_inst_n_54,
      add_const_state(58 downto 0) => add_const_state_5(63 downto 5),
      clk => clk,
      enable => enable,
      plaintext(2 downto 0) => plaintext(2 downto 0),
      \round_state[0]\(125 downto 0) => \round_state[0]\(127 downto 2),
      rst => rst,
      \state_out_reg[10]_0\(3) => ks_inst_n_47,
      \state_out_reg[10]_0\(2) => ks_inst_n_48,
      \state_out_reg[10]_0\(1) => ks_inst_n_49,
      \state_out_reg[10]_0\(0) => ks_inst_n_50,
      \state_out_reg[10]_1\(3) => ks_inst_n_23,
      \state_out_reg[10]_1\(2) => ks_inst_n_24,
      \state_out_reg[10]_1\(1) => ks_inst_n_25,
      \state_out_reg[10]_1\(0) => ks_inst_n_26,
      \state_out_reg[124]_0\(107 downto 84) => \round_state[1]\(124 downto 101),
      \state_out_reg[124]_0\(83 downto 60) => \round_state[1]\(92 downto 69),
      \state_out_reg[124]_0\(59 downto 0) => \round_state[1]\(63 downto 4),
      \state_out_reg[12]_0\(0) => \genblk1[1].round_inst_n_197\,
      \state_out_reg[14]_0\(3) => ks_inst_n_43,
      \state_out_reg[14]_0\(2) => ks_inst_n_44,
      \state_out_reg[14]_0\(1) => ks_inst_n_45,
      \state_out_reg[14]_0\(0) => ks_inst_n_46,
      \state_out_reg[14]_1\(3) => ks_inst_n_19,
      \state_out_reg[14]_1\(2) => ks_inst_n_20,
      \state_out_reg[14]_1\(1) => ks_inst_n_21,
      \state_out_reg[14]_1\(0) => ks_inst_n_22,
      \state_out_reg[16]_0\(1) => \genblk1[1].round_inst_n_195\,
      \state_out_reg[16]_0\(0) => \genblk1[1].round_inst_n_196\,
      \state_out_reg[18]_0\(3) => ks_inst_n_181,
      \state_out_reg[18]_0\(2) => ks_inst_n_182,
      \state_out_reg[18]_0\(1) => ks_inst_n_183,
      \state_out_reg[18]_0\(0) => ks_inst_n_184,
      \state_out_reg[18]_1\(3) => ks_inst_n_15,
      \state_out_reg[18]_1\(2) => ks_inst_n_16,
      \state_out_reg[18]_1\(1) => ks_inst_n_17,
      \state_out_reg[18]_1\(0) => ks_inst_n_18,
      \state_out_reg[20]_0\(3) => \genblk1[1].round_inst_n_191\,
      \state_out_reg[20]_0\(2) => \genblk1[1].round_inst_n_192\,
      \state_out_reg[20]_0\(1) => \genblk1[1].round_inst_n_193\,
      \state_out_reg[20]_0\(0) => \genblk1[1].round_inst_n_194\,
      \state_out_reg[22]_0\(3) => ks_inst_n_39,
      \state_out_reg[22]_0\(2) => ks_inst_n_40,
      \state_out_reg[22]_0\(1) => ks_inst_n_41,
      \state_out_reg[22]_0\(0) => ks_inst_n_42,
      \state_out_reg[22]_1\(3) => ks_inst_n_11,
      \state_out_reg[22]_1\(2) => ks_inst_n_12,
      \state_out_reg[22]_1\(1) => ks_inst_n_13,
      \state_out_reg[22]_1\(0) => ks_inst_n_14,
      \state_out_reg[24]_0\(1) => \genblk1[1].round_inst_n_189\,
      \state_out_reg[24]_0\(0) => \genblk1[1].round_inst_n_190\,
      \state_out_reg[26]_0\(3) => ks_inst_n_35,
      \state_out_reg[26]_0\(2) => ks_inst_n_36,
      \state_out_reg[26]_0\(1) => ks_inst_n_37,
      \state_out_reg[26]_0\(0) => ks_inst_n_38,
      \state_out_reg[26]_1\(3) => ks_inst_n_7,
      \state_out_reg[26]_1\(2) => ks_inst_n_8,
      \state_out_reg[26]_1\(1) => ks_inst_n_9,
      \state_out_reg[26]_1\(0) => ks_inst_n_10,
      \state_out_reg[27]_0\(0) => \genblk1[1].round_inst_n_188\,
      \state_out_reg[29]_0\(0) => \genblk1[1].round_inst_n_187\,
      \state_out_reg[2]_0\(3) => ks_inst_n_31,
      \state_out_reg[2]_0\(2) => ks_inst_n_32,
      \state_out_reg[2]_0\(1) => ks_inst_n_33,
      \state_out_reg[2]_0\(0) => ks_inst_n_34,
      \state_out_reg[30]_0\(3) => ks_inst_n_185,
      \state_out_reg[30]_0\(2) => ks_inst_n_186,
      \state_out_reg[30]_0\(1) => ks_inst_n_187,
      \state_out_reg[30]_0\(0) => ks_inst_n_188,
      \state_out_reg[30]_1\(3) => ks_inst_n_3,
      \state_out_reg[30]_1\(2) => ks_inst_n_4,
      \state_out_reg[30]_1\(1) => ks_inst_n_5,
      \state_out_reg[30]_1\(0) => ks_inst_n_6,
      \state_out_reg[33]_0\(0) => \genblk1[1].round_inst_n_210\,
      \state_out_reg[37]_0\(0) => \genblk1[1].round_inst_n_209\,
      \state_out_reg[44]_0\(1) => \genblk1[1].round_inst_n_207\,
      \state_out_reg[44]_0\(0) => \genblk1[1].round_inst_n_208\,
      \state_out_reg[48]_0\(1) => \genblk1[1].round_inst_n_205\,
      \state_out_reg[48]_0\(0) => \genblk1[1].round_inst_n_206\,
      \state_out_reg[51]_0\(0) => \genblk1[1].round_inst_n_204\,
      \state_out_reg[58]_0\(0) => \genblk1[1].round_inst_n_203\,
      \state_out_reg[63]_0\(1) => \genblk1[1].round_inst_n_201\,
      \state_out_reg[63]_0\(0) => \genblk1[1].round_inst_n_202\,
      \state_out_reg[66]_0\(0) => ks_inst_n_189,
      \state_out_reg[6]_0\(3) => ks_inst_n_27,
      \state_out_reg[6]_0\(2) => ks_inst_n_28,
      \state_out_reg[6]_0\(1) => ks_inst_n_29,
      \state_out_reg[6]_0\(0) => ks_inst_n_30,
      \state_out_reg[8]_0\(2) => \genblk1[1].round_inst_n_198\,
      \state_out_reg[8]_0\(1) => \genblk1[1].round_inst_n_199\,
      \state_out_reg[8]_0\(0) => \genblk1[1].round_inst_n_200\
    );
\genblk1[2].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_2
     port map (
      CO(0) => \genblk1[2].round_inst_n_59\,
      D(70 downto 8) => sbox_state_4(127 downto 65),
      D(7 downto 5) => sbox_state_4(63 downto 61),
      D(4 downto 1) => sbox_state_4(32 downto 29),
      D(0) => linear_state_3(0),
      Q(119 downto 92) => \round_state[2]\(124 downto 97),
      Q(91 downto 64) => \round_state[2]\(92 downto 65),
      Q(63 downto 0) => \round_state[2]\(63 downto 0),
      S(0) => \genblk1[2].round_inst_n_251\,
      add_const_state(58 downto 0) => add_const_state_5(63 downto 5),
      add_const_state_0(62 downto 0) => add_const_state_8(63 downto 1),
      clk => clk,
      enable => enable,
      rst => rst,
      \state_out_reg[11]_0\(1) => \genblk1[2].round_inst_n_276\,
      \state_out_reg[11]_0\(0) => \genblk1[2].round_inst_n_277\,
      \state_out_reg[127]_0\(78 downto 16) => sbox_state_2(127 downto 65),
      \state_out_reg[127]_0\(15 downto 13) => sbox_state_2(63 downto 61),
      \state_out_reg[127]_0\(12 downto 5) => sbox_state_2(36 downto 29),
      \state_out_reg[127]_0\(4) => \genblk1[1].round_inst_n_74\,
      \state_out_reg[127]_0\(3 downto 1) => sbox_state_2(3 downto 1),
      \state_out_reg[127]_0\(0) => linear_state_1(0),
      \state_out_reg[14]_0\(1) => \genblk1[2].round_inst_n_274\,
      \state_out_reg[14]_0\(0) => \genblk1[2].round_inst_n_275\,
      \state_out_reg[19]_0\(2) => \genblk1[2].round_inst_n_271\,
      \state_out_reg[19]_0\(1) => \genblk1[2].round_inst_n_272\,
      \state_out_reg[19]_0\(0) => \genblk1[2].round_inst_n_273\,
      \state_out_reg[22]_0\(0) => \genblk1[2].round_inst_n_270\,
      \state_out_reg[27]_0\(1) => \genblk1[2].round_inst_n_268\,
      \state_out_reg[27]_0\(0) => \genblk1[2].round_inst_n_269\,
      \state_out_reg[28]_0\(107 downto 84) => \round_state[1]\(124 downto 101),
      \state_out_reg[28]_0\(83 downto 60) => \round_state[1]\(92 downto 69),
      \state_out_reg[28]_0\(59 downto 0) => \round_state[1]\(63 downto 4),
      \state_out_reg[31]_0\(2) => \genblk1[2].round_inst_n_265\,
      \state_out_reg[31]_0\(1) => \genblk1[2].round_inst_n_266\,
      \state_out_reg[31]_0\(0) => \genblk1[2].round_inst_n_267\,
      \state_out_reg[32]_0\(0) => \genblk1[1].round_inst_n_187\,
      \state_out_reg[36]_0\(1) => \genblk1[2].round_inst_n_263\,
      \state_out_reg[36]_0\(0) => \genblk1[2].round_inst_n_264\,
      \state_out_reg[36]_1\(0) => \genblk1[1].round_inst_n_210\,
      \state_out_reg[39]_0\(0) => \genblk1[2].round_inst_n_262\,
      \state_out_reg[3]_0\(0) => \genblk1[2].round_inst_n_279\,
      \state_out_reg[40]_0\(2) => \genblk1[1].round_inst_n_198\,
      \state_out_reg[40]_0\(1) => \genblk1[1].round_inst_n_199\,
      \state_out_reg[40]_0\(0) => \genblk1[1].round_inst_n_200\,
      \state_out_reg[40]_1\(0) => \genblk1[1].round_inst_n_209\,
      \state_out_reg[44]_0\(2) => \genblk1[2].round_inst_n_259\,
      \state_out_reg[44]_0\(1) => \genblk1[2].round_inst_n_260\,
      \state_out_reg[44]_0\(0) => \genblk1[2].round_inst_n_261\,
      \state_out_reg[44]_1\(0) => \genblk1[1].round_inst_n_197\,
      \state_out_reg[44]_2\(1) => \genblk1[1].round_inst_n_207\,
      \state_out_reg[44]_2\(0) => \genblk1[1].round_inst_n_208\,
      \state_out_reg[47]_0\(2) => \genblk1[2].round_inst_n_256\,
      \state_out_reg[47]_0\(1) => \genblk1[2].round_inst_n_257\,
      \state_out_reg[47]_0\(0) => \genblk1[2].round_inst_n_258\,
      \state_out_reg[48]_0\(1) => \genblk1[1].round_inst_n_195\,
      \state_out_reg[48]_0\(0) => \genblk1[1].round_inst_n_196\,
      \state_out_reg[48]_1\(1) => \genblk1[1].round_inst_n_205\,
      \state_out_reg[48]_1\(0) => \genblk1[1].round_inst_n_206\,
      \state_out_reg[51]_0\(2) => \genblk1[2].round_inst_n_253\,
      \state_out_reg[51]_0\(1) => \genblk1[2].round_inst_n_254\,
      \state_out_reg[51]_0\(0) => \genblk1[2].round_inst_n_255\,
      \state_out_reg[52]_0\(3) => \genblk1[1].round_inst_n_191\,
      \state_out_reg[52]_0\(2) => \genblk1[1].round_inst_n_192\,
      \state_out_reg[52]_0\(1) => \genblk1[1].round_inst_n_193\,
      \state_out_reg[52]_0\(0) => \genblk1[1].round_inst_n_194\,
      \state_out_reg[52]_1\(0) => \genblk1[1].round_inst_n_204\,
      \state_out_reg[53]_0\(0) => \genblk1[2].round_inst_n_252\,
      \state_out_reg[56]_0\(1) => \genblk1[1].round_inst_n_189\,
      \state_out_reg[56]_0\(0) => \genblk1[1].round_inst_n_190\,
      \state_out_reg[60]_0\(0) => \genblk1[1].round_inst_n_188\,
      \state_out_reg[60]_1\(0) => \genblk1[1].round_inst_n_203\,
      \state_out_reg[7]_0\(0) => \genblk1[2].round_inst_n_278\,
      \state_out_reg[96]_0\(1) => \genblk1[1].round_inst_n_201\,
      \state_out_reg[96]_0\(0) => \genblk1[1].round_inst_n_202\,
      \state_out_reg[96]_1\(0) => \genblk1[3].round_inst_n_63\
    );
\genblk1[3].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_3
     port map (
      CO(0) => \genblk1[4].round_inst_n_63\,
      D(70 downto 8) => sbox_state_7(127 downto 65),
      D(7 downto 5) => sbox_state_7(63 downto 61),
      D(4 downto 1) => sbox_state_7(32 downto 29),
      D(0) => linear_state_6(0),
      Q(119 downto 92) => \round_state[2]\(124 downto 97),
      Q(91 downto 64) => \round_state[2]\(92 downto 65),
      Q(63 downto 0) => \round_state[2]\(63 downto 0),
      S(0) => \genblk1[2].round_inst_n_251\,
      add_const_state(62 downto 0) => add_const_state_8(63 downto 1),
      add_const_state_0(62 downto 0) => add_const_state_11(63 downto 1),
      clk => clk,
      enable => enable,
      rst => rst,
      \state_out_reg[11]_0\(1) => \genblk1[3].round_inst_n_266\,
      \state_out_reg[11]_0\(0) => \genblk1[3].round_inst_n_267\,
      \state_out_reg[124]_0\(119 downto 92) => \round_state[3]\(124 downto 97),
      \state_out_reg[124]_0\(91 downto 64) => \round_state[3]\(92 downto 65),
      \state_out_reg[124]_0\(63 downto 0) => \round_state[3]\(63 downto 0),
      \state_out_reg[127]_0\(70 downto 8) => sbox_state_4(127 downto 65),
      \state_out_reg[127]_0\(7 downto 5) => sbox_state_4(63 downto 61),
      \state_out_reg[127]_0\(4 downto 1) => sbox_state_4(32 downto 29),
      \state_out_reg[127]_0\(0) => linear_state_3(0),
      \state_out_reg[14]_0\(1) => \genblk1[3].round_inst_n_264\,
      \state_out_reg[14]_0\(0) => \genblk1[3].round_inst_n_265\,
      \state_out_reg[20]_0\(3) => \genblk1[3].round_inst_n_260\,
      \state_out_reg[20]_0\(2) => \genblk1[3].round_inst_n_261\,
      \state_out_reg[20]_0\(1) => \genblk1[3].round_inst_n_262\,
      \state_out_reg[20]_0\(0) => \genblk1[3].round_inst_n_263\,
      \state_out_reg[24]_0\(1) => \genblk1[3].round_inst_n_258\,
      \state_out_reg[24]_0\(0) => \genblk1[3].round_inst_n_259\,
      \state_out_reg[27]_0\(1) => \genblk1[3].round_inst_n_256\,
      \state_out_reg[27]_0\(0) => \genblk1[3].round_inst_n_257\,
      \state_out_reg[29]_0\(0) => \genblk1[3].round_inst_n_255\,
      \state_out_reg[32]_0\(2) => \genblk1[2].round_inst_n_265\,
      \state_out_reg[32]_0\(1) => \genblk1[2].round_inst_n_266\,
      \state_out_reg[32]_0\(0) => \genblk1[2].round_inst_n_267\,
      \state_out_reg[35]_0\(1) => \genblk1[3].round_inst_n_283\,
      \state_out_reg[35]_0\(0) => \genblk1[3].round_inst_n_284\,
      \state_out_reg[36]_0\(0) => \genblk1[2].round_inst_n_279\,
      \state_out_reg[36]_1\(1) => \genblk1[2].round_inst_n_263\,
      \state_out_reg[36]_1\(0) => \genblk1[2].round_inst_n_264\,
      \state_out_reg[39]_0\(0) => \genblk1[3].round_inst_n_282\,
      \state_out_reg[40]_0\(0) => \genblk1[2].round_inst_n_278\,
      \state_out_reg[40]_1\(0) => \genblk1[2].round_inst_n_262\,
      \state_out_reg[43]_0\(0) => \genblk1[3].round_inst_n_281\,
      \state_out_reg[44]_0\(1) => \genblk1[2].round_inst_n_276\,
      \state_out_reg[44]_0\(0) => \genblk1[2].round_inst_n_277\,
      \state_out_reg[44]_1\(2) => \genblk1[2].round_inst_n_259\,
      \state_out_reg[44]_1\(1) => \genblk1[2].round_inst_n_260\,
      \state_out_reg[44]_1\(0) => \genblk1[2].round_inst_n_261\,
      \state_out_reg[48]_0\(2) => \genblk1[3].round_inst_n_278\,
      \state_out_reg[48]_0\(1) => \genblk1[3].round_inst_n_279\,
      \state_out_reg[48]_0\(0) => \genblk1[3].round_inst_n_280\,
      \state_out_reg[48]_1\(1) => \genblk1[2].round_inst_n_274\,
      \state_out_reg[48]_1\(0) => \genblk1[2].round_inst_n_275\,
      \state_out_reg[48]_2\(2) => \genblk1[2].round_inst_n_256\,
      \state_out_reg[48]_2\(1) => \genblk1[2].round_inst_n_257\,
      \state_out_reg[48]_2\(0) => \genblk1[2].round_inst_n_258\,
      \state_out_reg[4]_0\(3) => \genblk1[3].round_inst_n_268\,
      \state_out_reg[4]_0\(2) => \genblk1[3].round_inst_n_269\,
      \state_out_reg[4]_0\(1) => \genblk1[3].round_inst_n_270\,
      \state_out_reg[4]_0\(0) => \genblk1[3].round_inst_n_271\,
      \state_out_reg[50]_0\(0) => \genblk1[3].round_inst_n_277\,
      \state_out_reg[52]_0\(2) => \genblk1[2].round_inst_n_271\,
      \state_out_reg[52]_0\(1) => \genblk1[2].round_inst_n_272\,
      \state_out_reg[52]_0\(0) => \genblk1[2].round_inst_n_273\,
      \state_out_reg[52]_1\(2) => \genblk1[2].round_inst_n_253\,
      \state_out_reg[52]_1\(1) => \genblk1[2].round_inst_n_254\,
      \state_out_reg[52]_1\(0) => \genblk1[2].round_inst_n_255\,
      \state_out_reg[56]_0\(0) => \genblk1[3].round_inst_n_276\,
      \state_out_reg[56]_1\(0) => \genblk1[2].round_inst_n_270\,
      \state_out_reg[56]_2\(0) => \genblk1[2].round_inst_n_252\,
      \state_out_reg[60]_0\(2) => \genblk1[3].round_inst_n_273\,
      \state_out_reg[60]_0\(1) => \genblk1[3].round_inst_n_274\,
      \state_out_reg[60]_0\(0) => \genblk1[3].round_inst_n_275\,
      \state_out_reg[60]_1\(1) => \genblk1[2].round_inst_n_268\,
      \state_out_reg[60]_1\(0) => \genblk1[2].round_inst_n_269\,
      \state_out_reg[63]_0\(0) => \genblk1[3].round_inst_n_63\,
      \state_out_reg[63]_1\(0) => \genblk1[3].round_inst_n_272\
    );
\genblk1[4].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_4
     port map (
      CO(0) => \genblk1[4].round_inst_n_63\,
      D(70 downto 8) => sbox_state_10(127 downto 65),
      D(7 downto 5) => sbox_state_10(63 downto 61),
      D(4 downto 1) => sbox_state_10(32 downto 29),
      D(0) => linear_state_9(0),
      Q(119 downto 92) => \round_state[4]\(124 downto 97),
      Q(91 downto 64) => \round_state[4]\(92 downto 65),
      Q(63 downto 0) => \round_state[4]\(63 downto 0),
      S(1) => \genblk1[4].round_inst_n_255\,
      S(0) => \genblk1[4].round_inst_n_256\,
      add_const_state(62 downto 0) => add_const_state_11(63 downto 1),
      add_const_state_0(62 downto 0) => add_const_state_13(63 downto 1),
      clk => clk,
      enable => enable,
      rst => rst,
      \state_out_reg[127]_0\(70 downto 8) => sbox_state_7(127 downto 65),
      \state_out_reg[127]_0\(7 downto 5) => sbox_state_7(63 downto 61),
      \state_out_reg[127]_0\(4 downto 1) => sbox_state_7(32 downto 29),
      \state_out_reg[127]_0\(0) => linear_state_6(0),
      \state_out_reg[12]_0\(1) => \genblk1[4].round_inst_n_286\,
      \state_out_reg[12]_0\(0) => \genblk1[4].round_inst_n_287\,
      \state_out_reg[16]_0\(3) => \genblk1[4].round_inst_n_282\,
      \state_out_reg[16]_0\(2) => \genblk1[4].round_inst_n_283\,
      \state_out_reg[16]_0\(1) => \genblk1[4].round_inst_n_284\,
      \state_out_reg[16]_0\(0) => \genblk1[4].round_inst_n_285\,
      \state_out_reg[20]_0\(1) => \genblk1[4].round_inst_n_280\,
      \state_out_reg[20]_0\(0) => \genblk1[4].round_inst_n_281\,
      \state_out_reg[23]_0\(0) => \genblk1[4].round_inst_n_279\,
      \state_out_reg[28]_0\(2) => \genblk1[4].round_inst_n_276\,
      \state_out_reg[28]_0\(1) => \genblk1[4].round_inst_n_277\,
      \state_out_reg[28]_0\(0) => \genblk1[4].round_inst_n_278\,
      \state_out_reg[28]_1\(119 downto 92) => \round_state[3]\(124 downto 97),
      \state_out_reg[28]_1\(91 downto 64) => \round_state[3]\(92 downto 65),
      \state_out_reg[28]_1\(63 downto 0) => \round_state[3]\(63 downto 0),
      \state_out_reg[2]_0\(0) => \genblk1[4].round_inst_n_291\,
      \state_out_reg[32]_0\(2) => \genblk1[4].round_inst_n_273\,
      \state_out_reg[32]_0\(1) => \genblk1[4].round_inst_n_274\,
      \state_out_reg[32]_0\(0) => \genblk1[4].round_inst_n_275\,
      \state_out_reg[32]_1\(0) => \genblk1[3].round_inst_n_255\,
      \state_out_reg[36]_0\(2) => \genblk1[4].round_inst_n_270\,
      \state_out_reg[36]_0\(1) => \genblk1[4].round_inst_n_271\,
      \state_out_reg[36]_0\(0) => \genblk1[4].round_inst_n_272\,
      \state_out_reg[36]_1\(3) => \genblk1[3].round_inst_n_268\,
      \state_out_reg[36]_1\(2) => \genblk1[3].round_inst_n_269\,
      \state_out_reg[36]_1\(1) => \genblk1[3].round_inst_n_270\,
      \state_out_reg[36]_1\(0) => \genblk1[3].round_inst_n_271\,
      \state_out_reg[36]_2\(1) => \genblk1[3].round_inst_n_283\,
      \state_out_reg[36]_2\(0) => \genblk1[3].round_inst_n_284\,
      \state_out_reg[39]_0\(0) => \genblk1[4].round_inst_n_269\,
      \state_out_reg[40]_0\(0) => \genblk1[3].round_inst_n_282\,
      \state_out_reg[43]_0\(1) => \genblk1[4].round_inst_n_267\,
      \state_out_reg[43]_0\(0) => \genblk1[4].round_inst_n_268\,
      \state_out_reg[44]_0\(1) => \genblk1[3].round_inst_n_266\,
      \state_out_reg[44]_0\(0) => \genblk1[3].round_inst_n_267\,
      \state_out_reg[44]_1\(0) => \genblk1[3].round_inst_n_281\,
      \state_out_reg[48]_0\(1) => \genblk1[4].round_inst_n_265\,
      \state_out_reg[48]_0\(0) => \genblk1[4].round_inst_n_266\,
      \state_out_reg[48]_1\(1) => \genblk1[3].round_inst_n_264\,
      \state_out_reg[48]_1\(0) => \genblk1[3].round_inst_n_265\,
      \state_out_reg[48]_2\(2) => \genblk1[3].round_inst_n_278\,
      \state_out_reg[48]_2\(1) => \genblk1[3].round_inst_n_279\,
      \state_out_reg[48]_2\(0) => \genblk1[3].round_inst_n_280\,
      \state_out_reg[52]_0\(2) => \genblk1[4].round_inst_n_262\,
      \state_out_reg[52]_0\(1) => \genblk1[4].round_inst_n_263\,
      \state_out_reg[52]_0\(0) => \genblk1[4].round_inst_n_264\,
      \state_out_reg[52]_1\(3) => \genblk1[3].round_inst_n_260\,
      \state_out_reg[52]_1\(2) => \genblk1[3].round_inst_n_261\,
      \state_out_reg[52]_1\(1) => \genblk1[3].round_inst_n_262\,
      \state_out_reg[52]_1\(0) => \genblk1[3].round_inst_n_263\,
      \state_out_reg[52]_2\(0) => \genblk1[3].round_inst_n_277\,
      \state_out_reg[56]_0\(1) => \genblk1[4].round_inst_n_260\,
      \state_out_reg[56]_0\(0) => \genblk1[4].round_inst_n_261\,
      \state_out_reg[56]_1\(1) => \genblk1[3].round_inst_n_258\,
      \state_out_reg[56]_1\(0) => \genblk1[3].round_inst_n_259\,
      \state_out_reg[56]_2\(0) => \genblk1[3].round_inst_n_276\,
      \state_out_reg[60]_0\(2) => \genblk1[4].round_inst_n_257\,
      \state_out_reg[60]_0\(1) => \genblk1[4].round_inst_n_258\,
      \state_out_reg[60]_0\(0) => \genblk1[4].round_inst_n_259\,
      \state_out_reg[60]_1\(1) => \genblk1[3].round_inst_n_256\,
      \state_out_reg[60]_1\(0) => \genblk1[3].round_inst_n_257\,
      \state_out_reg[60]_2\(2) => \genblk1[3].round_inst_n_273\,
      \state_out_reg[60]_2\(1) => \genblk1[3].round_inst_n_274\,
      \state_out_reg[60]_2\(0) => \genblk1[3].round_inst_n_275\,
      \state_out_reg[8]_0\(2) => \genblk1[4].round_inst_n_288\,
      \state_out_reg[8]_0\(1) => \genblk1[4].round_inst_n_289\,
      \state_out_reg[8]_0\(0) => \genblk1[4].round_inst_n_290\,
      \state_out_reg[96]_0\(0) => \genblk1[3].round_inst_n_272\,
      \state_out_reg[96]_1\(0) => \genblk1[5].round_inst_n_63\
    );
\genblk1[5].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_5
     port map (
      CO(0) => \genblk1[6].round_inst_n_62\,
      D(69 downto 7) => sbox_state_12(127 downto 65),
      D(6 downto 5) => sbox_state_12(63 downto 62),
      D(4 downto 1) => sbox_state_12(33 downto 30),
      D(0) => \genblk1[5].round_inst_n_288\,
      Q(119 downto 92) => \round_state[4]\(124 downto 97),
      Q(91 downto 64) => \round_state[4]\(92 downto 65),
      Q(63 downto 0) => \round_state[4]\(63 downto 0),
      S(1) => \genblk1[4].round_inst_n_255\,
      S(0) => \genblk1[4].round_inst_n_256\,
      add_const_state(62 downto 0) => add_const_state_13(63 downto 1),
      add_const_state_0(61 downto 0) => add_const_state_15(63 downto 2),
      clk => clk,
      enable => enable,
      rst => rst,
      \state_out_reg[125]_0\(120 downto 93) => \round_state[5]\(125 downto 98),
      \state_out_reg[125]_0\(92) => \round_state[5]\(96),
      \state_out_reg[125]_0\(91 downto 64) => \round_state[5]\(93 downto 66),
      \state_out_reg[125]_0\(63 downto 0) => \round_state[5]\(63 downto 0),
      \state_out_reg[127]_0\(70 downto 8) => sbox_state_10(127 downto 65),
      \state_out_reg[127]_0\(7 downto 5) => sbox_state_10(63 downto 61),
      \state_out_reg[127]_0\(4 downto 1) => sbox_state_10(32 downto 29),
      \state_out_reg[127]_0\(0) => linear_state_9(0),
      \state_out_reg[13]_0\(0) => \genblk1[5].round_inst_n_196\,
      \state_out_reg[15]_0\(1) => \genblk1[5].round_inst_n_194\,
      \state_out_reg[15]_0\(0) => \genblk1[5].round_inst_n_195\,
      \state_out_reg[21]_0\(1) => \genblk1[5].round_inst_n_192\,
      \state_out_reg[21]_0\(0) => \genblk1[5].round_inst_n_193\,
      \state_out_reg[24]_0\(1) => \genblk1[5].round_inst_n_190\,
      \state_out_reg[24]_0\(0) => \genblk1[5].round_inst_n_191\,
      \state_out_reg[26]_0\(0) => \genblk1[5].round_inst_n_189\,
      \state_out_reg[2]_0\(0) => \genblk1[5].round_inst_n_201\,
      \state_out_reg[32]_0\(2) => \genblk1[4].round_inst_n_273\,
      \state_out_reg[32]_0\(1) => \genblk1[4].round_inst_n_274\,
      \state_out_reg[32]_0\(0) => \genblk1[4].round_inst_n_275\,
      \state_out_reg[33]_0\(3) => \genblk1[5].round_inst_n_64\,
      \state_out_reg[33]_0\(2) => \genblk1[5].round_inst_n_65\,
      \state_out_reg[33]_0\(1) => \genblk1[5].round_inst_n_66\,
      \state_out_reg[33]_0\(0) => \genblk1[5].round_inst_n_67\,
      \state_out_reg[36]_0\(0) => \genblk1[4].round_inst_n_291\,
      \state_out_reg[36]_1\(2) => \genblk1[4].round_inst_n_270\,
      \state_out_reg[36]_1\(1) => \genblk1[4].round_inst_n_271\,
      \state_out_reg[36]_1\(0) => \genblk1[4].round_inst_n_272\,
      \state_out_reg[40]_0\(2) => \genblk1[4].round_inst_n_288\,
      \state_out_reg[40]_0\(1) => \genblk1[4].round_inst_n_289\,
      \state_out_reg[40]_0\(0) => \genblk1[4].round_inst_n_290\,
      \state_out_reg[40]_1\(0) => \genblk1[4].round_inst_n_269\,
      \state_out_reg[41]_0\(3) => \genblk1[5].round_inst_n_215\,
      \state_out_reg[41]_0\(2) => \genblk1[5].round_inst_n_216\,
      \state_out_reg[41]_0\(1) => \genblk1[5].round_inst_n_217\,
      \state_out_reg[41]_0\(0) => \genblk1[5].round_inst_n_218\,
      \state_out_reg[44]_0\(1) => \genblk1[4].round_inst_n_286\,
      \state_out_reg[44]_0\(0) => \genblk1[4].round_inst_n_287\,
      \state_out_reg[44]_1\(1) => \genblk1[4].round_inst_n_267\,
      \state_out_reg[44]_1\(0) => \genblk1[4].round_inst_n_268\,
      \state_out_reg[45]_0\(1) => \genblk1[5].round_inst_n_213\,
      \state_out_reg[45]_0\(0) => \genblk1[5].round_inst_n_214\,
      \state_out_reg[47]_0\(1) => \genblk1[5].round_inst_n_211\,
      \state_out_reg[47]_0\(0) => \genblk1[5].round_inst_n_212\,
      \state_out_reg[48]_0\(3) => \genblk1[4].round_inst_n_282\,
      \state_out_reg[48]_0\(2) => \genblk1[4].round_inst_n_283\,
      \state_out_reg[48]_0\(1) => \genblk1[4].round_inst_n_284\,
      \state_out_reg[48]_0\(0) => \genblk1[4].round_inst_n_285\,
      \state_out_reg[48]_1\(1) => \genblk1[4].round_inst_n_265\,
      \state_out_reg[48]_1\(0) => \genblk1[4].round_inst_n_266\,
      \state_out_reg[52]_0\(1) => \genblk1[5].round_inst_n_209\,
      \state_out_reg[52]_0\(0) => \genblk1[5].round_inst_n_210\,
      \state_out_reg[52]_1\(1) => \genblk1[4].round_inst_n_280\,
      \state_out_reg[52]_1\(0) => \genblk1[4].round_inst_n_281\,
      \state_out_reg[52]_2\(2) => \genblk1[4].round_inst_n_262\,
      \state_out_reg[52]_2\(1) => \genblk1[4].round_inst_n_263\,
      \state_out_reg[52]_2\(0) => \genblk1[4].round_inst_n_264\,
      \state_out_reg[56]_0\(0) => \genblk1[4].round_inst_n_279\,
      \state_out_reg[56]_1\(1) => \genblk1[4].round_inst_n_260\,
      \state_out_reg[56]_1\(0) => \genblk1[4].round_inst_n_261\,
      \state_out_reg[57]_0\(3) => \genblk1[5].round_inst_n_205\,
      \state_out_reg[57]_0\(2) => \genblk1[5].round_inst_n_206\,
      \state_out_reg[57]_0\(1) => \genblk1[5].round_inst_n_207\,
      \state_out_reg[57]_0\(0) => \genblk1[5].round_inst_n_208\,
      \state_out_reg[60]_0\(1) => \genblk1[5].round_inst_n_203\,
      \state_out_reg[60]_0\(0) => \genblk1[5].round_inst_n_204\,
      \state_out_reg[60]_1\(2) => \genblk1[4].round_inst_n_276\,
      \state_out_reg[60]_1\(1) => \genblk1[4].round_inst_n_277\,
      \state_out_reg[60]_1\(0) => \genblk1[4].round_inst_n_278\,
      \state_out_reg[60]_2\(2) => \genblk1[4].round_inst_n_257\,
      \state_out_reg[60]_2\(1) => \genblk1[4].round_inst_n_258\,
      \state_out_reg[60]_2\(0) => \genblk1[4].round_inst_n_259\,
      \state_out_reg[63]_0\(0) => \genblk1[5].round_inst_n_63\,
      \state_out_reg[63]_1\(0) => \genblk1[5].round_inst_n_202\,
      \state_out_reg[9]_0\(3) => \genblk1[5].round_inst_n_197\,
      \state_out_reg[9]_0\(2) => \genblk1[5].round_inst_n_198\,
      \state_out_reg[9]_0\(1) => \genblk1[5].round_inst_n_199\,
      \state_out_reg[9]_0\(0) => \genblk1[5].round_inst_n_200\
    );
\genblk1[6].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_6
     port map (
      CO(0) => \genblk1[6].round_inst_n_62\,
      D(69 downto 7) => sbox_state_14(127 downto 65),
      D(6 downto 5) => sbox_state_14(63 downto 62),
      D(4 downto 1) => sbox_state_14(33 downto 30),
      D(0) => \genblk1[6].round_inst_n_296\,
      Q(119 downto 92) => \round_state[6]\(125 downto 98),
      Q(91) => \round_state[6]\(96),
      Q(90 downto 63) => \round_state[6]\(93 downto 66),
      Q(62) => \round_state[6]\(63),
      Q(61 downto 0) => \round_state[6]\(61 downto 0),
      S(1) => \genblk1[6].round_inst_n_63\,
      S(0) => \round_state[6]\(62),
      add_const_state(61 downto 0) => add_const_state_15(63 downto 2),
      add_const_state_0(61 downto 0) => add_const_state_18(63 downto 2),
      clk => clk,
      enable => enable,
      rst => rst,
      \state_out_reg[0]_0\(0) => \genblk1[5].round_inst_n_202\,
      \state_out_reg[127]_0\(69 downto 7) => sbox_state_12(127 downto 65),
      \state_out_reg[127]_0\(6 downto 5) => sbox_state_12(63 downto 62),
      \state_out_reg[127]_0\(4 downto 1) => sbox_state_12(33 downto 30),
      \state_out_reg[127]_0\(0) => \genblk1[5].round_inst_n_288\,
      \state_out_reg[13]_0\(1) => \genblk1[6].round_inst_n_218\,
      \state_out_reg[13]_0\(0) => \genblk1[6].round_inst_n_219\,
      \state_out_reg[17]_0\(1) => \genblk1[6].round_inst_n_216\,
      \state_out_reg[17]_0\(0) => \genblk1[6].round_inst_n_217\,
      \state_out_reg[20]_0\(2) => \genblk1[6].round_inst_n_213\,
      \state_out_reg[20]_0\(1) => \genblk1[6].round_inst_n_214\,
      \state_out_reg[20]_0\(0) => \genblk1[6].round_inst_n_215\,
      \state_out_reg[25]_0\(2) => \genblk1[6].round_inst_n_210\,
      \state_out_reg[25]_0\(1) => \genblk1[6].round_inst_n_211\,
      \state_out_reg[25]_0\(0) => \genblk1[6].round_inst_n_212\,
      \state_out_reg[29]_0\(1) => \genblk1[6].round_inst_n_208\,
      \state_out_reg[29]_0\(0) => \genblk1[6].round_inst_n_209\,
      \state_out_reg[29]_1\(120 downto 93) => \round_state[5]\(125 downto 98),
      \state_out_reg[29]_1\(92) => \round_state[5]\(96),
      \state_out_reg[29]_1\(91 downto 64) => \round_state[5]\(93 downto 66),
      \state_out_reg[29]_1\(63 downto 0) => \round_state[5]\(63 downto 0),
      \state_out_reg[33]_0\(1) => \genblk1[6].round_inst_n_206\,
      \state_out_reg[33]_0\(0) => \genblk1[6].round_inst_n_207\,
      \state_out_reg[33]_1\(3) => \genblk1[5].round_inst_n_64\,
      \state_out_reg[33]_1\(2) => \genblk1[5].round_inst_n_65\,
      \state_out_reg[33]_1\(1) => \genblk1[5].round_inst_n_66\,
      \state_out_reg[33]_1\(0) => \genblk1[5].round_inst_n_67\,
      \state_out_reg[37]_0\(3) => \genblk1[6].round_inst_n_202\,
      \state_out_reg[37]_0\(2) => \genblk1[6].round_inst_n_203\,
      \state_out_reg[37]_0\(1) => \genblk1[6].round_inst_n_204\,
      \state_out_reg[37]_0\(0) => \genblk1[6].round_inst_n_205\,
      \state_out_reg[37]_1\(0) => \genblk1[5].round_inst_n_201\,
      \state_out_reg[41]_0\(2) => \genblk1[6].round_inst_n_199\,
      \state_out_reg[41]_0\(1) => \genblk1[6].round_inst_n_200\,
      \state_out_reg[41]_0\(0) => \genblk1[6].round_inst_n_201\,
      \state_out_reg[41]_1\(3) => \genblk1[5].round_inst_n_197\,
      \state_out_reg[41]_1\(2) => \genblk1[5].round_inst_n_198\,
      \state_out_reg[41]_1\(1) => \genblk1[5].round_inst_n_199\,
      \state_out_reg[41]_1\(0) => \genblk1[5].round_inst_n_200\,
      \state_out_reg[41]_2\(3) => \genblk1[5].round_inst_n_215\,
      \state_out_reg[41]_2\(2) => \genblk1[5].round_inst_n_216\,
      \state_out_reg[41]_2\(1) => \genblk1[5].round_inst_n_217\,
      \state_out_reg[41]_2\(0) => \genblk1[5].round_inst_n_218\,
      \state_out_reg[43]_0\(1) => \genblk1[6].round_inst_n_197\,
      \state_out_reg[43]_0\(0) => \genblk1[6].round_inst_n_198\,
      \state_out_reg[45]_0\(0) => \genblk1[5].round_inst_n_196\,
      \state_out_reg[45]_1\(1) => \genblk1[5].round_inst_n_213\,
      \state_out_reg[45]_1\(0) => \genblk1[5].round_inst_n_214\,
      \state_out_reg[49]_0\(1) => \genblk1[6].round_inst_n_195\,
      \state_out_reg[49]_0\(0) => \genblk1[6].round_inst_n_196\,
      \state_out_reg[49]_1\(1) => \genblk1[5].round_inst_n_194\,
      \state_out_reg[49]_1\(0) => \genblk1[5].round_inst_n_195\,
      \state_out_reg[49]_2\(1) => \genblk1[5].round_inst_n_211\,
      \state_out_reg[49]_2\(0) => \genblk1[5].round_inst_n_212\,
      \state_out_reg[53]_0\(2) => \genblk1[6].round_inst_n_192\,
      \state_out_reg[53]_0\(1) => \genblk1[6].round_inst_n_193\,
      \state_out_reg[53]_0\(0) => \genblk1[6].round_inst_n_194\,
      \state_out_reg[53]_1\(1) => \genblk1[5].round_inst_n_192\,
      \state_out_reg[53]_1\(0) => \genblk1[5].round_inst_n_193\,
      \state_out_reg[53]_2\(1) => \genblk1[5].round_inst_n_209\,
      \state_out_reg[53]_2\(0) => \genblk1[5].round_inst_n_210\,
      \state_out_reg[57]_0\(2) => \genblk1[6].round_inst_n_189\,
      \state_out_reg[57]_0\(1) => \genblk1[6].round_inst_n_190\,
      \state_out_reg[57]_0\(0) => \genblk1[6].round_inst_n_191\,
      \state_out_reg[57]_1\(1) => \genblk1[5].round_inst_n_190\,
      \state_out_reg[57]_1\(0) => \genblk1[5].round_inst_n_191\,
      \state_out_reg[57]_2\(3) => \genblk1[5].round_inst_n_205\,
      \state_out_reg[57]_2\(2) => \genblk1[5].round_inst_n_206\,
      \state_out_reg[57]_2\(1) => \genblk1[5].round_inst_n_207\,
      \state_out_reg[57]_2\(0) => \genblk1[5].round_inst_n_208\,
      \state_out_reg[5]_0\(3) => \genblk1[6].round_inst_n_223\,
      \state_out_reg[5]_0\(2) => \genblk1[6].round_inst_n_224\,
      \state_out_reg[5]_0\(1) => \genblk1[6].round_inst_n_225\,
      \state_out_reg[5]_0\(0) => \genblk1[6].round_inst_n_226\,
      \state_out_reg[61]_0\(3) => \genblk1[6].round_inst_n_185\,
      \state_out_reg[61]_0\(2) => \genblk1[6].round_inst_n_186\,
      \state_out_reg[61]_0\(1) => \genblk1[6].round_inst_n_187\,
      \state_out_reg[61]_0\(0) => \genblk1[6].round_inst_n_188\,
      \state_out_reg[61]_1\(0) => \genblk1[5].round_inst_n_189\,
      \state_out_reg[61]_2\(1) => \genblk1[5].round_inst_n_203\,
      \state_out_reg[61]_2\(0) => \genblk1[5].round_inst_n_204\,
      \state_out_reg[8]_0\(2) => \genblk1[6].round_inst_n_220\,
      \state_out_reg[8]_0\(1) => \genblk1[6].round_inst_n_221\,
      \state_out_reg[8]_0\(0) => \genblk1[6].round_inst_n_222\,
      \state_out_reg[96]_0\(0) => \genblk1[7].round_inst_n_62\
    );
\genblk1[7].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_7
     port map (
      CO(0) => \genblk1[8].round_inst_n_63\,
      D(70 downto 8) => sbox_state_17(127 downto 65),
      D(7 downto 5) => sbox_state_17(63 downto 61),
      D(4 downto 1) => sbox_state_17(32 downto 29),
      D(0) => linear_state_16(0),
      Q(119 downto 92) => \round_state[7]\(124 downto 97),
      Q(91 downto 64) => \round_state[7]\(92 downto 65),
      Q(63 downto 0) => \round_state[7]\(63 downto 0),
      S(0) => \genblk1[6].round_inst_n_63\,
      add_const_state(61 downto 0) => add_const_state_18(63 downto 2),
      add_const_state_0(62 downto 0) => add_const_state_21(63 downto 1),
      clk => clk,
      enable => enable,
      \round_state[6]\(120 downto 93) => \round_state[6]\(125 downto 98),
      \round_state[6]\(92) => \round_state[6]\(96),
      \round_state[6]\(91 downto 64) => \round_state[6]\(93 downto 66),
      \round_state[6]\(63 downto 0) => \round_state[6]\(63 downto 0),
      rst => rst,
      \state_out_reg[127]_0\(69 downto 7) => sbox_state_14(127 downto 65),
      \state_out_reg[127]_0\(6 downto 5) => sbox_state_14(63 downto 62),
      \state_out_reg[127]_0\(4 downto 1) => sbox_state_14(33 downto 30),
      \state_out_reg[127]_0\(0) => \genblk1[6].round_inst_n_296\,
      \state_out_reg[16]_0\(2) => \genblk1[7].round_inst_n_262\,
      \state_out_reg[16]_0\(1) => \genblk1[7].round_inst_n_263\,
      \state_out_reg[16]_0\(0) => \genblk1[7].round_inst_n_264\,
      \state_out_reg[20]_0\(0) => \genblk1[7].round_inst_n_261\,
      \state_out_reg[23]_0\(2) => \genblk1[7].round_inst_n_258\,
      \state_out_reg[23]_0\(1) => \genblk1[7].round_inst_n_259\,
      \state_out_reg[23]_0\(0) => \genblk1[7].round_inst_n_260\,
      \state_out_reg[28]_0\(1) => \genblk1[7].round_inst_n_256\,
      \state_out_reg[28]_0\(0) => \genblk1[7].round_inst_n_257\,
      \state_out_reg[31]_0\(1) => \genblk1[7].round_inst_n_254\,
      \state_out_reg[31]_0\(0) => \genblk1[7].round_inst_n_255\,
      \state_out_reg[33]_0\(0) => \genblk1[7].round_inst_n_288\,
      \state_out_reg[33]_1\(1) => \genblk1[6].round_inst_n_206\,
      \state_out_reg[33]_1\(0) => \genblk1[6].round_inst_n_207\,
      \state_out_reg[37]_0\(3) => \genblk1[6].round_inst_n_223\,
      \state_out_reg[37]_0\(2) => \genblk1[6].round_inst_n_224\,
      \state_out_reg[37]_0\(1) => \genblk1[6].round_inst_n_225\,
      \state_out_reg[37]_0\(0) => \genblk1[6].round_inst_n_226\,
      \state_out_reg[37]_1\(3) => \genblk1[6].round_inst_n_202\,
      \state_out_reg[37]_1\(2) => \genblk1[6].round_inst_n_203\,
      \state_out_reg[37]_1\(1) => \genblk1[6].round_inst_n_204\,
      \state_out_reg[37]_1\(0) => \genblk1[6].round_inst_n_205\,
      \state_out_reg[38]_0\(1) => \genblk1[7].round_inst_n_286\,
      \state_out_reg[38]_0\(0) => \genblk1[7].round_inst_n_287\,
      \state_out_reg[41]_0\(2) => \genblk1[6].round_inst_n_220\,
      \state_out_reg[41]_0\(1) => \genblk1[6].round_inst_n_221\,
      \state_out_reg[41]_0\(0) => \genblk1[6].round_inst_n_222\,
      \state_out_reg[41]_1\(2) => \genblk1[6].round_inst_n_199\,
      \state_out_reg[41]_1\(1) => \genblk1[6].round_inst_n_200\,
      \state_out_reg[41]_1\(0) => \genblk1[6].round_inst_n_201\,
      \state_out_reg[44]_0\(3) => \genblk1[7].round_inst_n_282\,
      \state_out_reg[44]_0\(2) => \genblk1[7].round_inst_n_283\,
      \state_out_reg[44]_0\(1) => \genblk1[7].round_inst_n_284\,
      \state_out_reg[44]_0\(0) => \genblk1[7].round_inst_n_285\,
      \state_out_reg[45]_0\(1) => \genblk1[6].round_inst_n_218\,
      \state_out_reg[45]_0\(0) => \genblk1[6].round_inst_n_219\,
      \state_out_reg[45]_1\(1) => \genblk1[6].round_inst_n_197\,
      \state_out_reg[45]_1\(0) => \genblk1[6].round_inst_n_198\,
      \state_out_reg[49]_0\(1) => \genblk1[6].round_inst_n_216\,
      \state_out_reg[49]_0\(0) => \genblk1[6].round_inst_n_217\,
      \state_out_reg[49]_1\(1) => \genblk1[6].round_inst_n_195\,
      \state_out_reg[49]_1\(0) => \genblk1[6].round_inst_n_196\,
      \state_out_reg[4]_0\(1) => \genblk1[7].round_inst_n_268\,
      \state_out_reg[4]_0\(0) => \genblk1[7].round_inst_n_269\,
      \state_out_reg[52]_0\(3) => \genblk1[7].round_inst_n_278\,
      \state_out_reg[52]_0\(2) => \genblk1[7].round_inst_n_279\,
      \state_out_reg[52]_0\(1) => \genblk1[7].round_inst_n_280\,
      \state_out_reg[52]_0\(0) => \genblk1[7].round_inst_n_281\,
      \state_out_reg[53]_0\(2) => \genblk1[6].round_inst_n_213\,
      \state_out_reg[53]_0\(1) => \genblk1[6].round_inst_n_214\,
      \state_out_reg[53]_0\(0) => \genblk1[6].round_inst_n_215\,
      \state_out_reg[53]_1\(2) => \genblk1[6].round_inst_n_192\,
      \state_out_reg[53]_1\(1) => \genblk1[6].round_inst_n_193\,
      \state_out_reg[53]_1\(0) => \genblk1[6].round_inst_n_194\,
      \state_out_reg[56]_0\(3) => \genblk1[7].round_inst_n_274\,
      \state_out_reg[56]_0\(2) => \genblk1[7].round_inst_n_275\,
      \state_out_reg[56]_0\(1) => \genblk1[7].round_inst_n_276\,
      \state_out_reg[56]_0\(0) => \genblk1[7].round_inst_n_277\,
      \state_out_reg[57]_0\(2) => \genblk1[6].round_inst_n_210\,
      \state_out_reg[57]_0\(1) => \genblk1[6].round_inst_n_211\,
      \state_out_reg[57]_0\(0) => \genblk1[6].round_inst_n_212\,
      \state_out_reg[57]_1\(2) => \genblk1[6].round_inst_n_189\,
      \state_out_reg[57]_1\(1) => \genblk1[6].round_inst_n_190\,
      \state_out_reg[57]_1\(0) => \genblk1[6].round_inst_n_191\,
      \state_out_reg[59]_0\(1) => \genblk1[7].round_inst_n_272\,
      \state_out_reg[59]_0\(0) => \genblk1[7].round_inst_n_273\,
      \state_out_reg[61]_0\(1) => \genblk1[6].round_inst_n_208\,
      \state_out_reg[61]_0\(0) => \genblk1[6].round_inst_n_209\,
      \state_out_reg[61]_1\(3) => \genblk1[6].round_inst_n_185\,
      \state_out_reg[61]_1\(2) => \genblk1[6].round_inst_n_186\,
      \state_out_reg[61]_1\(1) => \genblk1[6].round_inst_n_187\,
      \state_out_reg[61]_1\(0) => \genblk1[6].round_inst_n_188\,
      \state_out_reg[62]_0\(1) => \genblk1[7].round_inst_n_270\,
      \state_out_reg[62]_0\(0) => \genblk1[7].round_inst_n_271\,
      \state_out_reg[63]_0\(0) => \genblk1[7].round_inst_n_62\,
      \state_out_reg[8]_0\(1) => \genblk1[7].round_inst_n_266\,
      \state_out_reg[8]_0\(0) => \genblk1[7].round_inst_n_267\,
      \state_out_reg[9]_0\(0) => \genblk1[7].round_inst_n_265\
    );
\genblk1[8].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_8
     port map (
      CO(0) => \genblk1[8].round_inst_n_63\,
      D(70 downto 8) => sbox_state_20(127 downto 65),
      D(7 downto 5) => sbox_state_20(63 downto 61),
      D(4 downto 1) => sbox_state_20(32 downto 29),
      D(0) => linear_state_19(0),
      Q(119 downto 92) => \round_state[7]\(124 downto 97),
      Q(91 downto 64) => \round_state[7]\(92 downto 65),
      Q(63 downto 0) => \round_state[7]\(63 downto 0),
      S(1) => \genblk1[8].round_inst_n_255\,
      S(0) => \genblk1[8].round_inst_n_256\,
      add_const_state(62 downto 0) => add_const_state_21(63 downto 1),
      add_const_state_0(62 downto 0) => add_const_state_24(63 downto 1),
      clk => clk,
      enable => enable,
      rst => rst,
      \state_out_reg[124]_0\(119 downto 92) => \round_state[8]\(124 downto 97),
      \state_out_reg[124]_0\(91 downto 64) => \round_state[8]\(92 downto 65),
      \state_out_reg[124]_0\(63 downto 0) => \round_state[8]\(63 downto 0),
      \state_out_reg[127]_0\(70 downto 8) => sbox_state_17(127 downto 65),
      \state_out_reg[127]_0\(7 downto 5) => sbox_state_17(63 downto 61),
      \state_out_reg[127]_0\(4 downto 1) => sbox_state_17(32 downto 29),
      \state_out_reg[127]_0\(0) => linear_state_16(0),
      \state_out_reg[12]_0\(1) => \genblk1[8].round_inst_n_284\,
      \state_out_reg[12]_0\(0) => \genblk1[8].round_inst_n_285\,
      \state_out_reg[15]_0\(2) => \genblk1[8].round_inst_n_281\,
      \state_out_reg[15]_0\(1) => \genblk1[8].round_inst_n_282\,
      \state_out_reg[15]_0\(0) => \genblk1[8].round_inst_n_283\,
      \state_out_reg[20]_0\(2) => \genblk1[8].round_inst_n_278\,
      \state_out_reg[20]_0\(1) => \genblk1[8].round_inst_n_279\,
      \state_out_reg[20]_0\(0) => \genblk1[8].round_inst_n_280\,
      \state_out_reg[24]_0\(2) => \genblk1[8].round_inst_n_275\,
      \state_out_reg[24]_0\(1) => \genblk1[8].round_inst_n_276\,
      \state_out_reg[24]_0\(0) => \genblk1[8].round_inst_n_277\,
      \state_out_reg[27]_0\(1) => \genblk1[8].round_inst_n_273\,
      \state_out_reg[27]_0\(0) => \genblk1[8].round_inst_n_274\,
      \state_out_reg[32]_0\(1) => \genblk1[8].round_inst_n_271\,
      \state_out_reg[32]_0\(0) => \genblk1[8].round_inst_n_272\,
      \state_out_reg[32]_1\(1) => \genblk1[7].round_inst_n_254\,
      \state_out_reg[32]_1\(0) => \genblk1[7].round_inst_n_255\,
      \state_out_reg[36]_0\(2) => \genblk1[8].round_inst_n_268\,
      \state_out_reg[36]_0\(1) => \genblk1[8].round_inst_n_269\,
      \state_out_reg[36]_0\(0) => \genblk1[8].round_inst_n_270\,
      \state_out_reg[36]_1\(1) => \genblk1[7].round_inst_n_268\,
      \state_out_reg[36]_1\(0) => \genblk1[7].round_inst_n_269\,
      \state_out_reg[36]_2\(0) => \genblk1[7].round_inst_n_288\,
      \state_out_reg[39]_0\(1) => \genblk1[8].round_inst_n_266\,
      \state_out_reg[39]_0\(0) => \genblk1[8].round_inst_n_267\,
      \state_out_reg[40]_0\(1) => \genblk1[7].round_inst_n_266\,
      \state_out_reg[40]_0\(0) => \genblk1[7].round_inst_n_267\,
      \state_out_reg[40]_1\(1) => \genblk1[7].round_inst_n_286\,
      \state_out_reg[40]_1\(0) => \genblk1[7].round_inst_n_287\,
      \state_out_reg[44]_0\(3) => \genblk1[8].round_inst_n_262\,
      \state_out_reg[44]_0\(2) => \genblk1[8].round_inst_n_263\,
      \state_out_reg[44]_0\(1) => \genblk1[8].round_inst_n_264\,
      \state_out_reg[44]_0\(0) => \genblk1[8].round_inst_n_265\,
      \state_out_reg[44]_1\(0) => \genblk1[7].round_inst_n_265\,
      \state_out_reg[44]_2\(3) => \genblk1[7].round_inst_n_282\,
      \state_out_reg[44]_2\(2) => \genblk1[7].round_inst_n_283\,
      \state_out_reg[44]_2\(1) => \genblk1[7].round_inst_n_284\,
      \state_out_reg[44]_2\(0) => \genblk1[7].round_inst_n_285\,
      \state_out_reg[48]_0\(2) => \genblk1[7].round_inst_n_262\,
      \state_out_reg[48]_0\(1) => \genblk1[7].round_inst_n_263\,
      \state_out_reg[48]_0\(0) => \genblk1[7].round_inst_n_264\,
      \state_out_reg[4]_0\(2) => \genblk1[8].round_inst_n_288\,
      \state_out_reg[4]_0\(1) => \genblk1[8].round_inst_n_289\,
      \state_out_reg[4]_0\(0) => \genblk1[8].round_inst_n_290\,
      \state_out_reg[52]_0\(3) => \genblk1[8].round_inst_n_258\,
      \state_out_reg[52]_0\(2) => \genblk1[8].round_inst_n_259\,
      \state_out_reg[52]_0\(1) => \genblk1[8].round_inst_n_260\,
      \state_out_reg[52]_0\(0) => \genblk1[8].round_inst_n_261\,
      \state_out_reg[52]_1\(0) => \genblk1[7].round_inst_n_261\,
      \state_out_reg[52]_2\(3) => \genblk1[7].round_inst_n_278\,
      \state_out_reg[52]_2\(2) => \genblk1[7].round_inst_n_279\,
      \state_out_reg[52]_2\(1) => \genblk1[7].round_inst_n_280\,
      \state_out_reg[52]_2\(0) => \genblk1[7].round_inst_n_281\,
      \state_out_reg[56]_0\(0) => \genblk1[8].round_inst_n_257\,
      \state_out_reg[56]_1\(2) => \genblk1[7].round_inst_n_258\,
      \state_out_reg[56]_1\(1) => \genblk1[7].round_inst_n_259\,
      \state_out_reg[56]_1\(0) => \genblk1[7].round_inst_n_260\,
      \state_out_reg[56]_2\(3) => \genblk1[7].round_inst_n_274\,
      \state_out_reg[56]_2\(2) => \genblk1[7].round_inst_n_275\,
      \state_out_reg[56]_2\(1) => \genblk1[7].round_inst_n_276\,
      \state_out_reg[56]_2\(0) => \genblk1[7].round_inst_n_277\,
      \state_out_reg[60]_0\(1) => \genblk1[7].round_inst_n_256\,
      \state_out_reg[60]_0\(0) => \genblk1[7].round_inst_n_257\,
      \state_out_reg[60]_1\(1) => \genblk1[7].round_inst_n_272\,
      \state_out_reg[60]_1\(0) => \genblk1[7].round_inst_n_273\,
      \state_out_reg[8]_0\(1) => \genblk1[8].round_inst_n_286\,
      \state_out_reg[8]_0\(0) => \genblk1[8].round_inst_n_287\,
      \state_out_reg[96]_0\(1) => \genblk1[7].round_inst_n_270\,
      \state_out_reg[96]_0\(0) => \genblk1[7].round_inst_n_271\,
      \state_out_reg[96]_1\(0) => \genblk1[9].round_inst_n_63\
    );
\genblk1[9].round_inst\: entity work.design_ascon_ascon_core_0_2_ascon_round_9
     port map (
      CO(0) => \genblk1[10].round_inst_n_60\,
      D(70 downto 8) => sbox_state_20(127 downto 65),
      D(7 downto 5) => sbox_state_20(63 downto 61),
      D(4 downto 1) => sbox_state_20(32 downto 29),
      D(0) => linear_state_19(0),
      Q(108 downto 85) => \round_state[9]\(123 downto 100),
      Q(84 downto 61) => \round_state[9]\(91 downto 68),
      Q(60 downto 0) => \round_state[9]\(63 downto 3),
      S(1) => \genblk1[8].round_inst_n_255\,
      S(0) => \genblk1[8].round_inst_n_256\,
      add_const_state(62 downto 0) => add_const_state_24(63 downto 1),
      add_const_state_0(59 downto 0) => add_const_state(63 downto 4),
      clk => clk,
      enable => enable,
      rst => rst,
      \state_out_reg[11]_0\(0) => \genblk1[9].round_inst_n_263\,
      \state_out_reg[127]_0\(78 downto 16) => sbox_state_23(127 downto 65),
      \state_out_reg[127]_0\(15 downto 12) => sbox_state_23(63 downto 60),
      \state_out_reg[127]_0\(11 downto 4) => sbox_state_23(35 downto 28),
      \state_out_reg[127]_0\(3) => \genblk1[9].round_inst_n_139\,
      \state_out_reg[127]_0\(2 downto 1) => sbox_state_23(2 downto 1),
      \state_out_reg[127]_0\(0) => linear_state_22(0),
      \state_out_reg[18]_0\(2) => \genblk1[9].round_inst_n_260\,
      \state_out_reg[18]_0\(1) => \genblk1[9].round_inst_n_261\,
      \state_out_reg[18]_0\(0) => \genblk1[9].round_inst_n_262\,
      \state_out_reg[23]_0\(2) => \genblk1[9].round_inst_n_257\,
      \state_out_reg[23]_0\(1) => \genblk1[9].round_inst_n_258\,
      \state_out_reg[23]_0\(0) => \genblk1[9].round_inst_n_259\,
      \state_out_reg[26]_0\(1) => \genblk1[9].round_inst_n_255\,
      \state_out_reg[26]_0\(0) => \genblk1[9].round_inst_n_256\,
      \state_out_reg[28]_0\(119 downto 92) => \round_state[8]\(124 downto 97),
      \state_out_reg[28]_0\(91 downto 64) => \round_state[8]\(92 downto 65),
      \state_out_reg[28]_0\(63 downto 0) => \round_state[8]\(63 downto 0),
      \state_out_reg[31]_0\(2) => \genblk1[9].round_inst_n_252\,
      \state_out_reg[31]_0\(1) => \genblk1[9].round_inst_n_253\,
      \state_out_reg[31]_0\(0) => \genblk1[9].round_inst_n_254\,
      \state_out_reg[32]_0\(1) => \genblk1[8].round_inst_n_271\,
      \state_out_reg[32]_0\(0) => \genblk1[8].round_inst_n_272\,
      \state_out_reg[34]_0\(0) => \genblk1[9].round_inst_n_279\,
      \state_out_reg[36]_0\(2) => \genblk1[8].round_inst_n_288\,
      \state_out_reg[36]_0\(1) => \genblk1[8].round_inst_n_289\,
      \state_out_reg[36]_0\(0) => \genblk1[8].round_inst_n_290\,
      \state_out_reg[36]_1\(2) => \genblk1[8].round_inst_n_268\,
      \state_out_reg[36]_1\(1) => \genblk1[8].round_inst_n_269\,
      \state_out_reg[36]_1\(0) => \genblk1[8].round_inst_n_270\,
      \state_out_reg[39]_0\(1) => \genblk1[9].round_inst_n_277\,
      \state_out_reg[39]_0\(0) => \genblk1[9].round_inst_n_278\,
      \state_out_reg[40]_0\(1) => \genblk1[8].round_inst_n_286\,
      \state_out_reg[40]_0\(0) => \genblk1[8].round_inst_n_287\,
      \state_out_reg[40]_1\(1) => \genblk1[8].round_inst_n_266\,
      \state_out_reg[40]_1\(0) => \genblk1[8].round_inst_n_267\,
      \state_out_reg[41]_0\(0) => \genblk1[9].round_inst_n_276\,
      \state_out_reg[44]_0\(1) => \genblk1[8].round_inst_n_284\,
      \state_out_reg[44]_0\(0) => \genblk1[8].round_inst_n_285\,
      \state_out_reg[44]_1\(3) => \genblk1[8].round_inst_n_262\,
      \state_out_reg[44]_1\(2) => \genblk1[8].round_inst_n_263\,
      \state_out_reg[44]_1\(1) => \genblk1[8].round_inst_n_264\,
      \state_out_reg[44]_1\(0) => \genblk1[8].round_inst_n_265\,
      \state_out_reg[45]_0\(1) => \genblk1[9].round_inst_n_274\,
      \state_out_reg[45]_0\(0) => \genblk1[9].round_inst_n_275\,
      \state_out_reg[48]_0\(2) => \genblk1[8].round_inst_n_281\,
      \state_out_reg[48]_0\(1) => \genblk1[8].round_inst_n_282\,
      \state_out_reg[48]_0\(0) => \genblk1[8].round_inst_n_283\,
      \state_out_reg[51]_0\(2) => \genblk1[9].round_inst_n_271\,
      \state_out_reg[51]_0\(1) => \genblk1[9].round_inst_n_272\,
      \state_out_reg[51]_0\(0) => \genblk1[9].round_inst_n_273\,
      \state_out_reg[52]_0\(0) => \genblk1[9].round_inst_n_270\,
      \state_out_reg[52]_1\(2) => \genblk1[8].round_inst_n_278\,
      \state_out_reg[52]_1\(1) => \genblk1[8].round_inst_n_279\,
      \state_out_reg[52]_1\(0) => \genblk1[8].round_inst_n_280\,
      \state_out_reg[52]_2\(3) => \genblk1[8].round_inst_n_258\,
      \state_out_reg[52]_2\(2) => \genblk1[8].round_inst_n_259\,
      \state_out_reg[52]_2\(1) => \genblk1[8].round_inst_n_260\,
      \state_out_reg[52]_2\(0) => \genblk1[8].round_inst_n_261\,
      \state_out_reg[56]_0\(2) => \genblk1[8].round_inst_n_275\,
      \state_out_reg[56]_0\(1) => \genblk1[8].round_inst_n_276\,
      \state_out_reg[56]_0\(0) => \genblk1[8].round_inst_n_277\,
      \state_out_reg[56]_1\(0) => \genblk1[8].round_inst_n_257\,
      \state_out_reg[59]_0\(3) => \genblk1[9].round_inst_n_266\,
      \state_out_reg[59]_0\(2) => \genblk1[9].round_inst_n_267\,
      \state_out_reg[59]_0\(1) => \genblk1[9].round_inst_n_268\,
      \state_out_reg[59]_0\(0) => \genblk1[9].round_inst_n_269\,
      \state_out_reg[60]_0\(1) => \genblk1[8].round_inst_n_273\,
      \state_out_reg[60]_0\(0) => \genblk1[8].round_inst_n_274\,
      \state_out_reg[63]_0\(0) => \genblk1[9].round_inst_n_63\,
      \state_out_reg[6]_0\(1) => \genblk1[9].round_inst_n_264\,
      \state_out_reg[6]_0\(0) => \genblk1[9].round_inst_n_265\
    );
ks_inst: entity work.design_ascon_ascon_core_0_2_ascon_key_schedule
     port map (
      S(3) => ks_inst_n_51,
      S(2) => ks_inst_n_52,
      S(1) => ks_inst_n_53,
      S(0) => ks_inst_n_54,
      clk => clk,
      enable => enable,
      key(127 downto 0) => key(127 downto 0),
      plaintext(125 downto 0) => plaintext(127 downto 2),
      \plaintext[10]\(3) => ks_inst_n_47,
      \plaintext[10]\(2) => ks_inst_n_48,
      \plaintext[10]\(1) => ks_inst_n_49,
      \plaintext[10]\(0) => ks_inst_n_50,
      \plaintext[18]\(3) => ks_inst_n_181,
      \plaintext[18]\(2) => ks_inst_n_182,
      \plaintext[18]\(1) => ks_inst_n_183,
      \plaintext[18]\(0) => ks_inst_n_184,
      \plaintext[26]\(3) => ks_inst_n_35,
      \plaintext[26]\(2) => ks_inst_n_36,
      \plaintext[26]\(1) => ks_inst_n_37,
      \plaintext[26]\(0) => ks_inst_n_38,
      \plaintext[30]\(3) => ks_inst_n_185,
      \plaintext[30]\(2) => ks_inst_n_186,
      \plaintext[30]\(1) => ks_inst_n_187,
      \plaintext[30]\(0) => ks_inst_n_188,
      \plaintext[38]\(3) => ks_inst_n_27,
      \plaintext[38]\(2) => ks_inst_n_28,
      \plaintext[38]\(1) => ks_inst_n_29,
      \plaintext[38]\(0) => ks_inst_n_30,
      \plaintext[42]\(3) => ks_inst_n_23,
      \plaintext[42]\(2) => ks_inst_n_24,
      \plaintext[42]\(1) => ks_inst_n_25,
      \plaintext[42]\(0) => ks_inst_n_26,
      \plaintext[46]\(3) => ks_inst_n_19,
      \plaintext[46]\(2) => ks_inst_n_20,
      \plaintext[46]\(1) => ks_inst_n_21,
      \plaintext[46]\(0) => ks_inst_n_22,
      \plaintext[50]\(3) => ks_inst_n_15,
      \plaintext[50]\(2) => ks_inst_n_16,
      \plaintext[50]\(1) => ks_inst_n_17,
      \plaintext[50]\(0) => ks_inst_n_18,
      \plaintext[54]\(3) => ks_inst_n_11,
      \plaintext[54]\(2) => ks_inst_n_12,
      \plaintext[54]\(1) => ks_inst_n_13,
      \plaintext[54]\(0) => ks_inst_n_14,
      \plaintext[58]\(3) => ks_inst_n_7,
      \plaintext[58]\(2) => ks_inst_n_8,
      \plaintext[58]\(1) => ks_inst_n_9,
      \plaintext[58]\(0) => ks_inst_n_10,
      \plaintext[62]\(3) => ks_inst_n_3,
      \plaintext[62]\(2) => ks_inst_n_4,
      \plaintext[62]\(1) => ks_inst_n_5,
      \plaintext[62]\(0) => ks_inst_n_6,
      \plaintext[63]\(0) => ks_inst_n_189,
      \round_state[0]\(125 downto 0) => \round_state[0]\(127 downto 2),
      rst => rst,
      state_out(2 downto 0) => key_schedule_state(2 downto 0),
      \temp_reg[14]_0\(3) => ks_inst_n_43,
      \temp_reg[14]_0\(2) => ks_inst_n_44,
      \temp_reg[14]_0\(1) => ks_inst_n_45,
      \temp_reg[14]_0\(0) => ks_inst_n_46,
      \temp_reg[22]_0\(3) => ks_inst_n_39,
      \temp_reg[22]_0\(2) => ks_inst_n_40,
      \temp_reg[22]_0\(1) => ks_inst_n_41,
      \temp_reg[22]_0\(0) => ks_inst_n_42,
      \temp_reg[34]_0\(3) => ks_inst_n_31,
      \temp_reg[34]_0\(2) => ks_inst_n_32,
      \temp_reg[34]_0\(1) => ks_inst_n_33,
      \temp_reg[34]_0\(0) => ks_inst_n_34
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_ascon_ascon_core_0_2 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    enable : in STD_LOGIC;
    key : in STD_LOGIC_VECTOR ( 127 downto 0 );
    nonce : in STD_LOGIC_VECTOR ( 127 downto 0 );
    plaintext : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ciphertext : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_ascon_ascon_core_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_ascon_ascon_core_0_2 : entity is "design_ascon_ascon_core_0_2,ascon_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_ascon_ascon_core_0_2 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_ascon_ascon_core_0_2 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_ascon_ascon_core_0_2 : entity is "ascon_top,Vivado 2022.2";
end design_ascon_ascon_core_0_2;

architecture STRUCTURE of design_ascon_ascon_core_0_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ciphertext\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_ciphertext_UNCONNECTED : STD_LOGIC_VECTOR ( 64 to 64 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_ascon_processing_system7_0_3_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  ciphertext(127 downto 65) <= \^ciphertext\(127 downto 65);
  ciphertext(64) <= \<const0>\;
  ciphertext(63 downto 0) <= \^ciphertext\(63 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_ascon_ascon_core_0_2_ascon_top
     port map (
      ciphertext(127 downto 65) => \^ciphertext\(127 downto 65),
      ciphertext(64) => NLW_inst_ciphertext_UNCONNECTED(64),
      ciphertext(63 downto 0) => \^ciphertext\(63 downto 0),
      clk => clk,
      enable => enable,
      key(127 downto 0) => key(127 downto 0),
      nonce(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      plaintext(127 downto 0) => plaintext(127 downto 0),
      rst => rst
    );
end STRUCTURE;
