Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mux_5bit
Version: J-2014.09-SP4
Date   : Wed Mar  9 12:40:50 2016
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.09
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                  6
  Buf/Inv Cell Count:               1
  Buf Cell Count:                   0
  Inv Cell Count:                   1
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:         6
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       13.977920
  Noncombinational Area:     0.000000
  Buf/Inv Area:              1.270720
  Total Buffer Area:             0.00
  Total Inverter Area:           1.27
  Macro/Black Box Area:      0.000000
  Net Area:                  2.437203
  -----------------------------------
  Cell Area:                13.977920
  Design Area:              16.415123


  Design Rules
  -----------------------------------
  Total Number of Nets:            17
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.09
  Mapping Optimization:                0.77
  -----------------------------------------
  Overall Compile Time:                4.51
  Overall Compile Wall Clock Time:     6.86

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
