module siso(shift_out, shift_in, clk); 
output shift_out; 
input shift_in; 
input clk; 
reg shift_out; 
reg [2:0] data; 
always @(posedge clk) 
begin 
data[0] <= shift_in; 
data[1] <= data[0]; 
data[2] <= data[1]; 
shift_out <= data[2]; 
end 
endmodule 
