{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1748338259347 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "top EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design top" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1748338259480 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1748338259480 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1748338259510 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1748338259511 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748338259564 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1748338259829 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1748338259829 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1748338259829 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1748338259829 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748338259831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748338259831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748338259831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748338259831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748338259831 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1748338259831 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748338259832 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 94 " "No exact pin location assignment(s) for 94 pins of 94 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Pin out\[0\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[0] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Pin out\[1\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[1] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Pin out\[2\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[2] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Pin out\[3\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[3] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[4\] " "Pin out\[4\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[4] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[5\] " "Pin out\[5\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[5] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[6\] " "Pin out\[6\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[6] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[7\] " "Pin out\[7\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[7] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[8\] " "Pin out\[8\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[8] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[9\] " "Pin out\[9\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[9] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[10\] " "Pin out\[10\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[10] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[11\] " "Pin out\[11\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[11] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[12\] " "Pin out\[12\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[12] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[13\] " "Pin out\[13\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[13] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[14\] " "Pin out\[14\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[14] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[15\] " "Pin out\[15\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[15] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[16\] " "Pin out\[16\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[16] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[17\] " "Pin out\[17\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out[17] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 8 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[0\] " "Pin out_extend\[0\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[0] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[1\] " "Pin out_extend\[1\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[1] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[2\] " "Pin out_extend\[2\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[2] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[3\] " "Pin out_extend\[3\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[3] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[4\] " "Pin out_extend\[4\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[4] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[5\] " "Pin out_extend\[5\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[5] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[6\] " "Pin out_extend\[6\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[6] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[7\] " "Pin out_extend\[7\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[7] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[8\] " "Pin out_extend\[8\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[8] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[9\] " "Pin out_extend\[9\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[9] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[10\] " "Pin out_extend\[10\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[10] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[11\] " "Pin out_extend\[11\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[11] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[12\] " "Pin out_extend\[12\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[12] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[13\] " "Pin out_extend\[13\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[13] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[14\] " "Pin out_extend\[14\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[14] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[15\] " "Pin out_extend\[15\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[15] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[16\] " "Pin out_extend\[16\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[16] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[17\] " "Pin out_extend\[17\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[17] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[18\] " "Pin out_extend\[18\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[18] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[19\] " "Pin out_extend\[19\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[19] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[20\] " "Pin out_extend\[20\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[20] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[21\] " "Pin out_extend\[21\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[21] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[22\] " "Pin out_extend\[22\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[22] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[23\] " "Pin out_extend\[23\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[23] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[24\] " "Pin out_extend\[24\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[24] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[25\] " "Pin out_extend\[25\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[25] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[26\] " "Pin out_extend\[26\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[26] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_extend\[27\] " "Pin out_extend\[27\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { out_extend[27] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 10 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_extend[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { B[0] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 3 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { A[0] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 2 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { B[1] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 3 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { A[1] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 2 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { B[2] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 3 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { A[2] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 2 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { B[3] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 3 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { A[3] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 2 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { B[4] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 3 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { A[4] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 2 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { B[5] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 3 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { A[5] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 2 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { B[6] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 3 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { A[6] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 2 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { B[7] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 3 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { A[7] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 2 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Pin D\[0\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { D[0] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 5 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { C[0] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 4 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Pin D\[1\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { D[1] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 5 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { C[1] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 4 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Pin D\[2\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { D[2] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 5 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { C[2] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 4 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Pin D\[3\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { D[3] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 5 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { C[3] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 4 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[4\] " "Pin D\[4\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { D[4] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 5 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[4\] " "Pin C\[4\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { C[4] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 4 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[5\] " "Pin D\[5\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { D[5] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 5 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[5\] " "Pin C\[5\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { C[5] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 4 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[6\] " "Pin D\[6\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { D[6] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 5 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[6\] " "Pin C\[6\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { C[6] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 4 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[7\] " "Pin D\[7\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { D[7] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 5 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[7\] " "Pin C\[7\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { C[7] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 4 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Pin F\[0\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { F[0] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 7 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[0\] " "Pin E\[0\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { E[0] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 6 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Pin F\[1\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { F[1] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 7 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[1\] " "Pin E\[1\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { E[1] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 6 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Pin F\[2\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { F[2] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 7 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[2\] " "Pin E\[2\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { E[2] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 6 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Pin F\[3\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { F[3] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 7 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[3\] " "Pin E\[3\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { E[3] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 6 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Pin F\[4\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { F[4] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 7 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[4\] " "Pin E\[4\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { E[4] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 6 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Pin F\[5\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { F[5] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 7 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[5\] " "Pin E\[5\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { E[5] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 6 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Pin F\[6\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { F[6] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 7 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[6\] " "Pin E\[6\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { E[6] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 6 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Pin F\[7\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { F[7] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 7 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[7\] " "Pin E\[7\] not assigned to an exact location on the device" {  } { { "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartusii_13.0/quartus/bin64/pin_planner.ppl" { E[7] } } } { "top.v" "" { Text "D:/Desktop/FPGA/QuartusII/3.top/top.v" 6 0 0 } } { "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748338260093 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1748338260093 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1748338260264 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1748338260265 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1748338260265 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1748338260266 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1748338260266 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1748338260266 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1748338260267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748338260268 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748338260268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748338260269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748338260269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748338260270 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748338260270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748338260270 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1748338260270 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748338260270 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "94 unused 2.5V 48 46 0 " "Number of I/O pins in group: 94 (unused VREF, 2.5V VCCIO, 48 input, 46 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1748338260273 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1748338260273 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1748338260273 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748338260273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748338260273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748338260273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748338260273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748338260273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748338260273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748338260273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748338260273 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1748338260273 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1748338260273 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748338260310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748338260693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748338260723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748338260728 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748338261119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748338261119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748338261350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Desktop/FPGA/QuartusII/3.top/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1748338261582 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748338261582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748338261615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1748338261617 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1748338261617 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748338261617 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1748338261622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748338261663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748338261779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748338261818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748338262043 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748338262301 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FPGA/QuartusII/3.top/output_files/top.fit.smsg " "Generated suppressed messages file D:/Desktop/FPGA/QuartusII/3.top/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748338262625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5949 " "Peak virtual memory: 5949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748338262865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 27 17:31:02 2025 " "Processing ended: Tue May 27 17:31:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748338262865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748338262865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748338262865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748338262865 ""}
