FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2014 MediaTek Inc.
 * Author: Shunli Wang <shunli.wang@mediatek.com>
 */

#include <linux/clk-provider.h>
#include <linux/platform_device.h>

#include "clk-mtk.h"
#include "clk-gate.h"

#include <dt-bindings/clock/mt2701-clk.h>

static const struct mtk_gate_regs eth_cg_regs = {
	.sta_ofs = 0x0030,
};

/* bench 7549.1.0 7f0272b66827 */
/* bench 7549.1.1 8f2718130a12 */
/* bench 7549.1.2 8537fbdaf546 */
/* bench 7549.1.3 29350b12644e */
/* bench 7549.1.4 2a8337fa1592 */
/* bench 7549.1.5 e381e1035501 */
/* bench 7549.1.6 059ec832ec78 */
/* bench 7549.1.7 f516785138c7 */
/* bench 7549.1.8 9b4af455bdfd */
/* bench 7549.1.9 3b007538b04b */
/* bench 7549.1.10 1081e1974364 */
/* bench 7549.1.11 62c86cdb5097 */
		.id = _id,				\
		.name = _name,				\
		.parent_name = _parent,			\
		.regs = &eth_cg_regs,			\
		.shift = _shift,			\
		.ops = &mtk_clk_gate_ops_no_setclr_inv,	\
	}

static const struct mtk_gate eth_clks[] = {
	GATE_ETH(CLK_ETHSYS_HSDMA, "hsdma_clk", "ethif_sel", 5),
	GATE_ETH(CLK_ETHSYS_ESW, "esw_clk", "ethpll_500m_ck", 6),
	GATE_ETH(CLK_ETHSYS_GP2, "gp2_clk", "trgpll", 7),
	GATE_ETH(CLK_ETHSYS_GP1, "gp1_clk", "ethpll_500m_ck", 8),
	GATE_ETH(CLK_ETHSYS_PCM, "pcm_clk", "ethif_sel", 11),
	GATE_ETH(CLK_ETHSYS_GDMA, "gdma_clk", "ethif_sel", 14),
	GATE_ETH(CLK_ETHSYS_I2S, "i2s_clk", "ethif_sel", 17),
	GATE_ETH(CLK_ETHSYS_CRYPTO, "crypto_clk", "ethif_sel", 29),
};

static const struct of_device_id of_match_clk_mt2701_eth[] = {
	{ .compatible = "mediatek,mt2701-ethsys", },
	{}
};

static int clk_mt2701_eth_probe(struct platform_device *pdev)
{
	struct clk_onecell_data *clk_data;
	int r;
	struct device_node *node = pdev->dev.of_node;

	clk_data = mtk_alloc_clk_data(CLK_ETHSYS_NR);

	mtk_clk_register_gates(node, eth_clks, ARRAY_SIZE(eth_clks),
						clk_data);

	r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
	if (r)
		dev_err(&pdev->dev,
			"could not register clock provider: %s: %d\n",
			pdev->name, r);

	mtk_register_reset_controller(node, 1, 0x34);

	return r;
}

static struct platform_driver clk_mt2701_eth_drv = {
	.probe = clk_mt2701_eth_probe,
	.driver = {
		.name = "clk-mt2701-eth",
		.of_match_table = of_match_clk_mt2701_eth,
	},
};

/* bench 15340.1.0 3f8f7f037a59 */
/* bench 15340.1.1 ece9be7b56fd */
/* bench 15340.1.2 5e9261b5b727 */
/* bench 15340.1.3 331e1e3d5091 */
/* bench 15340.1.4 9a6a7f0d9b84 */
/* bench 15340.1.5 f3832bb0a032 */
/* bench 20330.3.0 ba4caba6800c */
/* bench 20330.3.1 adaa9b2b1904 */
/* bench 20330.3.2 ed758a812d73 */
/* bench 20330.3.3 9b384a6bed79 */
/* bench 20330.3.4 4613915132de */
/* bench 20330.3.5 362b5c6aef1b */
/* bench 20330.3.6 f40e4033ef5d */
/* bench 20330.3.7 f93cb24a4684 */
/* bench 15340.1.6 551fae534a33 */
/* bench 15340.1.7 30af63a22f4e */
/* bench 15340.1.8 c4fb3ad2d6f5 */
/* bench 15340.1.9 13cfbbc5b786 */
/* bench 15340.1.10 a2d70b001c2e */
/* bench 15340.1.11 02bc3239fc3d */
/* bench 15340.1.12 3ed26176bbf8 */
/* bench 15340.1.13 8a7c8aebfa9c */
builtin_platform_driver(clk_mt2701_eth_drv);
