// Seed: 1175252475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout tri0 id_4;
  inout wand id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_4 = 1'h0;
  assign #id_10 id_4 = id_5 - id_8;
  assign id_3 = id_6;
  assign id_10 = id_4;
  wire [-1 'd0 -  1 : 1] id_11 = id_1[1];
  parameter id_12 = 1'b0;
  assign id_3 = 1 ? id_8 : 1'b0;
  assign id_8 = id_1;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_8,
      id_2,
      id_12,
      id_4,
      id_3
  );
  logic id_13;
  ;
  assign id_4 = $unsigned(id_10);
  ;
  wire id_14;
  tri0 [1 : 1] id_15 = 1 !=? 1;
  supply0 id_16 = -1;
endmodule
