Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Thu Apr 29 12:46:13 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[89]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[89]:D
  Delay (ns):              0.303
  Slack (ns):              0.033
  Arrival (ns):            8.135
  Required (ns):           8.102
  Operating Conditions: slow_lv_lt

Path 2
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[10]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[10]:D
  Delay (ns):              0.303
  Slack (ns):              0.034
  Arrival (ns):            8.138
  Required (ns):           8.104
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[82]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[82]:D
  Delay (ns):              0.303
  Slack (ns):              0.035
  Arrival (ns):            8.137
  Required (ns):           8.102
  Operating Conditions: slow_lv_lt

Path 4
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[39]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[39]:D
  Delay (ns):              0.201
  Slack (ns):              0.035
  Arrival (ns):            5.875
  Required (ns):           5.840
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[44]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[108]:D
  Delay (ns):              0.304
  Slack (ns):              0.036
  Arrival (ns):            8.122
  Required (ns):           8.086
  Operating Conditions: slow_lv_lt

Path 6
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[71]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[71]:D
  Delay (ns):              0.307
  Slack (ns):              0.038
  Arrival (ns):            8.140
  Required (ns):           8.102
  Operating Conditions: slow_lv_lt

Path 7
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[66]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[66]:D
  Delay (ns):              0.204
  Slack (ns):              0.038
  Arrival (ns):            5.881
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[53]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[53]:D
  Delay (ns):              0.308
  Slack (ns):              0.038
  Arrival (ns):            8.140
  Required (ns):           8.102
  Operating Conditions: slow_lv_lt

Path 9
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[4]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[4]:D
  Delay (ns):              0.307
  Slack (ns):              0.038
  Arrival (ns):            8.142
  Required (ns):           8.104
  Operating Conditions: slow_lv_lt

Path 10
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[43]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[107]:D
  Delay (ns):              0.308
  Slack (ns):              0.040
  Arrival (ns):            8.126
  Required (ns):           8.086
  Operating Conditions: slow_lv_lt

Path 11
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[59]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[59]:D
  Delay (ns):              0.310
  Slack (ns):              0.040
  Arrival (ns):            8.142
  Required (ns):           8.102
  Operating Conditions: slow_lv_lt

Path 12
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[11]:D
  Delay (ns):              0.309
  Slack (ns):              0.040
  Arrival (ns):            8.144
  Required (ns):           8.104
  Operating Conditions: slow_lv_lt

Path 13
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[78]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[78]:D
  Delay (ns):              0.205
  Slack (ns):              0.040
  Arrival (ns):            5.880
  Required (ns):           5.840
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[46]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[46]:D
  Delay (ns):              0.206
  Slack (ns):              0.041
  Arrival (ns):            5.881
  Required (ns):           5.840
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[54]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[54]:D
  Delay (ns):              0.209
  Slack (ns):              0.042
  Arrival (ns):            5.885
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[79]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[79]:D
  Delay (ns):              0.310
  Slack (ns):              0.042
  Arrival (ns):            8.141
  Required (ns):           8.099
  Operating Conditions: slow_lv_lt

Path 17
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[84]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[84]:D
  Delay (ns):              0.209
  Slack (ns):              0.043
  Arrival (ns):            5.886
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[69]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[69]:D
  Delay (ns):              0.209
  Slack (ns):              0.043
  Arrival (ns):            5.886
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[64]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[64]:D
  Delay (ns):              0.209
  Slack (ns):              0.043
  Arrival (ns):            5.886
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[60]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[60]:D
  Delay (ns):              0.209
  Slack (ns):              0.043
  Arrival (ns):            5.886
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[58]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[58]:D
  Delay (ns):              0.210
  Slack (ns):              0.043
  Arrival (ns):            5.886
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[52]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[52]:D
  Delay (ns):              0.210
  Slack (ns):              0.043
  Arrival (ns):            5.886
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[40]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[40]:D
  Delay (ns):              0.310
  Slack (ns):              0.043
  Arrival (ns):            8.141
  Required (ns):           8.098
  Operating Conditions: slow_lv_lt

Path 24
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[46]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[110]:D
  Delay (ns):              0.312
  Slack (ns):              0.044
  Arrival (ns):            8.130
  Required (ns):           8.086
  Operating Conditions: slow_lv_lt

Path 25
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[95]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[95]:D
  Delay (ns):              0.210
  Slack (ns):              0.044
  Arrival (ns):            5.887
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[70]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[70]:D
  Delay (ns):              0.210
  Slack (ns):              0.044
  Arrival (ns):            5.887
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[83]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[83]:D
  Delay (ns):              0.209
  Slack (ns):              0.044
  Arrival (ns):            5.884
  Required (ns):           5.840
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[80]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[80]:D
  Delay (ns):              0.209
  Slack (ns):              0.044
  Arrival (ns):            5.884
  Required (ns):           5.840
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[77]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[77]:D
  Delay (ns):              0.210
  Slack (ns):              0.045
  Arrival (ns):            5.885
  Required (ns):           5.840
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[43]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[43]:D
  Delay (ns):              0.209
  Slack (ns):              0.045
  Arrival (ns):            5.884
  Required (ns):           5.839
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[5]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[5]:D
  Delay (ns):              0.210
  Slack (ns):              0.046
  Arrival (ns):            5.890
  Required (ns):           5.844
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[36]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[36]:D
  Delay (ns):              0.210
  Slack (ns):              0.046
  Arrival (ns):            5.885
  Required (ns):           5.839
  Operating Conditions: fast_hv_lt

Path 33
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/slaveAADDR[8]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/holdDat[39]:D
  Delay (ns):              0.211
  Slack (ns):              0.049
  Arrival (ns):            5.886
  Required (ns):           5.837
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[44]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:D
  Delay (ns):              0.208
  Slack (ns):              0.050
  Arrival (ns):            5.863
  Required (ns):           5.813
  Operating Conditions: fast_hv_lt

Path 35
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o[3]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[34]:D
  Delay (ns):              0.215
  Slack (ns):              0.052
  Arrival (ns):            5.888
  Required (ns):           5.836
  Operating Conditions: fast_hv_lt

Path 36
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[6]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[7]:D
  Delay (ns):              0.221
  Slack (ns):              0.058
  Arrival (ns):            5.856
  Required (ns):           5.798
  Operating Conditions: fast_hv_lt

Path 37
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/raddr_state[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/arvalid_o:D
  Delay (ns):              0.222
  Slack (ns):              0.058
  Arrival (ns):            5.896
  Required (ns):           5.838
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[40]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[40]:D
  Delay (ns):              0.216
  Slack (ns):              0.059
  Arrival (ns):            5.871
  Required (ns):           5.812
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[85]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i[21]:D
  Delay (ns):              0.188
  Slack (ns):              0.067
  Arrival (ns):            5.871
  Required (ns):           5.804
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.815
  Required (ns):           5.745
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p3_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.819
  Required (ns):           5.749
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p1_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p1_r2[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.819
  Required (ns):           5.749
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.821
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[114]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[4]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.828
  Required (ns):           5.758
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[43]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[43]:D
  Delay (ns):              0.191
  Slack (ns):              0.070
  Arrival (ns):            5.887
  Required (ns):           5.817
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[31]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[31]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.824
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 47
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[0]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.793
  Required (ns):           5.723
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p3_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ODT_P2_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.819
  Required (ns):           5.748
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.825
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[71]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i[7]:D
  Delay (ns):              0.192
  Slack (ns):              0.071
  Arrival (ns):            5.875
  Required (ns):           5.804
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_252/MSC_i_255/data_r1[20]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_252/MSC_i_255/data_r2[20]:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            5.825
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[111]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[111]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.824
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[20]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[20]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.826
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[11]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.825
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.834
  Required (ns):           5.761
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.826
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[121]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[121]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.848
  Required (ns):           5.775
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[116]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[116]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.849
  Required (ns):           5.776
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_2_[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_act_n_r1:D
  Delay (ns):              0.151
  Slack (ns):              0.073
  Arrival (ns):            5.828
  Required (ns):           5.755
  Operating Conditions: fast_hv_lt

Path 60
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[1]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[1]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.796
  Required (ns):           5.723
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p2_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ODT_P1_OUT:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.823
  Required (ns):           5.749
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][41]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.822
  Required (ns):           5.748
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][54]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.813
  Required (ns):           5.739
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_233/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][112]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.820
  Required (ns):           5.746
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[21]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[21]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.831
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[21]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[21]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.828
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 67
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[12]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            5.831
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 68
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.817
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 69
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[2]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.828
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_we_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.829
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.826
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[11]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[11]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.829
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[29]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][69]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.831
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][68]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.814
  Required (ns):           5.739
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_191/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][149]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.820
  Required (ns):           5.745
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[26].data_shifter[26][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[25].data_shifter[25][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.836
  Required (ns):           5.761
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[24].data_shifter[24][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[23].data_shifter[23][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.836
  Required (ns):           5.761
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[12].data_shifter[12][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[11].data_shifter[11][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.828
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_154/wr_shift[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_154/wr_shift[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.833
  Required (ns):           5.758
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[22]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[22]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.832
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[19]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[19]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.832
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[18]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.832
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[14]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.832
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[11]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.831
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_114/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_114/s1:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.844
  Required (ns):           5.769
  Operating Conditions: fast_hv_lt

Path 86
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.822
  Required (ns):           5.747
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_ras_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P0_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.830
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[7]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.834
  Required (ns):           5.758
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_act_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P2_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.830
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_181/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][148]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.822
  Required (ns):           5.746
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[120]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[10]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.833
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_39/din_gray_r[4]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_39/MSC_i_41/MSC_i_45/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.838
  Required (ns):           5.762
  Operating Conditions: fast_hv_lt

Path 93
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[7]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[7]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.799
  Required (ns):           5.723
  Operating Conditions: fast_hv_lt

Path 94
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[61]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[51]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.823
  Required (ns):           5.747
  Operating Conditions: fast_hv_lt

Path 95
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[45]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[35]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.818
  Required (ns):           5.742
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[15]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[15]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.802
  Required (ns):           5.725
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            5.771
  Required (ns):           5.694
  Operating Conditions: fast_hv_lt

Path 98
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[43]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[47]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.821
  Required (ns):           5.744
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[14]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][6]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.824
  Required (ns):           5.747
  Operating Conditions: fast_hv_lt

Path 100
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[25]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.804
  Required (ns):           5.727
  Operating Conditions: fast_hv_lt

