INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Mon May 12 15:50:03 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command       create_platform done; 2.66 sec.
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.76 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.14 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'diff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'norma' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:17:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:17:38)
ERROR: [HLS 207-3777] use of undeclared identifier 'sum'; did you mean 'svm'? (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:38)
INFO: [HLS 207-4436] 'svm' declared here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:11:5)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.34 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.34 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.13 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.746 MB.
Command   ap_source done; error code: 1; 13.24 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Mon May 12 21:26:51 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.43 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.51 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.58 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.13 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.11 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.59 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.69 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.69 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.64 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.65 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.42 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_19_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19:22) in function 'svm' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8sv_coeff': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11sup_vectors': Cyclic partitioning with factor 4 on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'test_vector': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.36 seconds. CPU system time: 0.75 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'svm' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'svm' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29) automatically.
Command           transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.277 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19:31) in function 'svm' more than one sub loop.
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.312 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.55 sec.
Command       elaborate done; 4.77 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_22_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_22_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_22_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_22_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_22_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_22_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_22_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_22_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_22_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_22_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_22_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_22_23 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_22_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_22_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_22_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_22_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_22_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_22_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_22_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_23 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_22_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_22_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_22_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_22_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_22_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_22_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_22_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_22_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_22_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_22_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_22_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_22_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_22_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_22_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_22_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_22_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.315 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.316 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_23 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_22_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_22_2'.
INFO: [RTMG 210-279] Implementing memory 'svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.317 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_22_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_22_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_22_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_22_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_22_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_22_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_22_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_21' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_22_21'.
INFO: [RTMG 210-279] Implementing memory 'svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.319 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_22_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_22_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_22_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_22_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_22_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_22_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_22_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_22' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_22_22'.
INFO: [RTMG 210-279] Implementing memory 'svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.320 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_22_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_22_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_22_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_22_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_22_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_22_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_22_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_23' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_22_23'.
INFO: [RTMG 210-279] Implementing memory 'svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.322 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_22_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_22_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_22_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_22_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_22_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_22_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_p_ZL8sv_coeff_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_p_ZL8sv_coeff_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.324 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.34 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.14 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_22_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.compgen.tcl 
INFO-FLOW: Found component svm_mux_42_32_1_1.
INFO-FLOW: Append model svm_mux_42_32_1_1
INFO-FLOW: Found component svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R.
INFO-FLOW: Append model svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_22_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.compgen.tcl 
INFO-FLOW: Found component svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R.
INFO-FLOW: Append model svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_22_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.compgen.tcl 
INFO-FLOW: Found component svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R.
INFO-FLOW: Append model svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_22_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.compgen.tcl 
INFO-FLOW: Found component svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R.
INFO-FLOW: Append model svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_p_ZL8sv_coeff_0_ROM_AUTO_1R.
INFO-FLOW: Append model svm_p_ZL8sv_coeff_0_ROM_AUTO_1R
INFO-FLOW: Found component svm_p_ZL8sv_coeff_1_ROM_AUTO_1R.
INFO-FLOW: Append model svm_p_ZL8sv_coeff_1_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_22_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_22_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_22_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_22_23
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_mux_42_32_1_1 svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R svm_flow_control_loop_pipe_sequential_init svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R svm_flow_control_loop_pipe_sequential_init svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R svm_flow_control_loop_pipe_sequential_init svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R svm_flow_control_loop_pipe_sequential_init svm_faddfsub_32ns_32ns_32_5_full_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_p_ZL8sv_coeff_0_ROM_AUTO_1R svm_p_ZL8sv_coeff_1_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_mux_42_32_1_1
INFO-FLOW: To file: write model svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_p_ZL8sv_coeff_0_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_p_ZL8sv_coeff_1_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_22_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_22_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_22_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_22_23
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_mux_42_32_1_1
svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_faddfsub_32ns_32ns_32_5_full_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_p_ZL8sv_coeff_0_ROM_AUTO_1R
svm_p_ZL8sv_coeff_1_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_22_2
svm_Pipeline_VITIS_LOOP_22_21
svm_Pipeline_VITIS_LOOP_22_22
svm_Pipeline_VITIS_LOOP_22_23
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.329 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_mux_42_32_1_1
svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_faddfsub_32ns_32ns_32_5_full_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_p_ZL8sv_coeff_0_ROM_AUTO_1R
svm_p_ZL8sv_coeff_1_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_22_2
svm_Pipeline_VITIS_LOOP_22_21
svm_Pipeline_VITIS_LOOP_22_22
svm_Pipeline_VITIS_LOOP_22_23
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_22_2 grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186 svm_Pipeline_VITIS_LOOP_22_21 grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202 svm_Pipeline_VITIS_LOOP_22_22 grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218 svm_Pipeline_VITIS_LOOP_22_23 grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186 svm_Pipeline_VITIS_LOOP_22_2 grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202 svm_Pipeline_VITIS_LOOP_22_21 grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218 svm_Pipeline_VITIS_LOOP_22_22 grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234 svm_Pipeline_VITIS_LOOP_22_23} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186 grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202 grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218 grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234}} grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_22_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_192_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_3_fu_201_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25_3 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_207_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL11sup_vectors_0_U SOURCE {} VARIABLE p_ZL11sup_vectors_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 16 URAM 0}} svm_Pipeline_VITIS_LOOP_22_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_192_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_201_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_207_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL11sup_vectors_1_U SOURCE {} VARIABLE p_ZL11sup_vectors_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 16 URAM 0}} svm_Pipeline_VITIS_LOOP_22_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_192_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_201_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_2_fu_207_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25_2 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL11sup_vectors_2_U SOURCE {} VARIABLE p_ZL11sup_vectors_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 16 URAM 0}} svm_Pipeline_VITIS_LOOP_22_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_192_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_201_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_207_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL11sup_vectors_3_U SOURCE {} VARIABLE p_ZL11sup_vectors_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 16 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE p_x_assign LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U49 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE mul LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE dc LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_400_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_414_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_482_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE mul12_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE dc_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_1_fu_544_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_1_fu_558_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_5_fu_626_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_5 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U49 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE mul12_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE dc_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_2_fu_684_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_2_fu_698_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_8_fu_766_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_8 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U49 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE mul12_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE dc_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_3_fu_824_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_3_fu_838_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_11_fu_906_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_11 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_329_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8sv_coeff_0_U SOURCE {} VARIABLE p_ZL8sv_coeff_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8sv_coeff_1_U SOURCE {} VARIABLE p_ZL8sv_coeff_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8sv_coeff_2_U SOURCE {} VARIABLE p_ZL8sv_coeff_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8sv_coeff_3_U SOURCE {} VARIABLE p_ZL8sv_coeff_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 15 BRAM 68 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.332 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.71 MHz
Command       autosyn done; 4.03 sec.
Command     csynth_design done; 8.91 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.51 seconds. CPU system time: 1.65 seconds. Elapsed time: 8.91 seconds; current allocated memory: 137.152 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Mon May 12 21:35:17 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.13 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.29 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.14 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.11 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.12 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.3 seconds. CPU system time: 0.51 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.68 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.63 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.52 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.54 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.2 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.279 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:31) in function 'svm' more than one sub loop.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.9 sec.
Command       elaborate done; 5.04 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_231 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_230 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_229 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_228 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_227 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_226 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_225 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_224 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_223 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_222 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_221 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_220 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_219 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_218 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_217 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_216 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_215 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_214 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_213 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_212 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_211 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_210 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_29 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_28 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_27 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_26 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_25 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_24 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_23 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_24 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_24 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_25 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_25 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_26 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_26 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_27 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_27 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_28 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_28 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_29 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_29 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_210 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_210 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_211 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_211 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_212 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_212 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_213 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_213 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_214 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_214 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_215 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_215 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_216 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_216 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_217 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_217 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_218 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_218 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_219 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_219 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_220 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_220 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_221 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_221 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_222 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_222 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_223 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_223 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_224 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_224 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_225 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_225 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_226 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_226 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_227 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_227 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_228 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_228 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_229 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_229 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_230 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_230 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_231 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_231 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_23 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_24 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_24 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_25 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_25 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_26 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_26 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_27 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_27 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_28 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_28 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_29 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_29 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_210 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_210 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_211 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_211 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_212 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_212 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_213 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_213 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_214 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_214 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_215 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_215 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_216 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_216 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_217 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_217 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_218 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_218 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_219 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_219 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_220 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_220 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_221 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_221 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_222 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_222 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_223 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_223 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_224 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_224 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_225 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_225 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_226 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_226 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_227 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_227 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_228 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_228 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_229 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_229 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_230 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_230 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_231 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_231 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_231 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_22' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_22' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_23' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_23' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_24 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_24' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_24' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_24.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_24 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_25 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_25' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_25' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_25.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_25 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_26 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_26' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_26' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_26.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_26 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_27 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_27' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_27' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_27.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_27 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_28 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_28' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_28' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_28.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_28 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_29 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_29' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_29' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_29.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_29 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_210 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_210' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_210' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_210.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_210 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_211 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_211' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_211' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_211.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_211 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_212 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_212' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_212' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_212.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_212 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_213 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_213' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_213' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_213.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_213 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_214 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_214' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_214' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_214.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_214 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_215 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_215' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_215' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_215.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_215 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_216 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_216' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_216' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_216.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_216 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_217 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_217' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_217' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_217.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_217 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_218 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_218' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_218' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_218.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_218 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_219 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_219' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_219' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_219.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_219 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_220 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_220' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_220' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_220.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_220 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_221 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_221' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_221' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_221.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_221 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_222 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_222' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_222' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_222.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_222 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_223 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_223' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_223' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_223.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_223 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_224 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_224' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_224' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_224.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_224 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_225 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_225' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_225' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_225.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_225 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_226 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_226' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_226' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_226.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_226 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_227 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_227' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_227' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_227.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_227 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_228 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_228' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_228' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_228.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_228 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_229 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_229' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_229' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_229.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_229 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_230 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_230' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_230' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_230.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_230 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_231 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_231' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_231' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_231.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_231 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.86 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.78 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0 seconds. Elapsed time: 2.67 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.39 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_23 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_231 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.609 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_21' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.610 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_22' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.611 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_23' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.613 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_24 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_24' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.614 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_24 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_24 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_24 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_24 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_24_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_24 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_24 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_24 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_25 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_25' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.616 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_25 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_25 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_25 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_25 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_25_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_25 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_25 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_25 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_26 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_26' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_26 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_26 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_26 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_26 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_26_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_26 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_26 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_26 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_27 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_27' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_27 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_27 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_27 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_27 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_27_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_27 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_27 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_27 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_28 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_28' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.619 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_28 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_28 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_28 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_28 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_28_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_28 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_28 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_28 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_29 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_29' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.620 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_29 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_29 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_29 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_29 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_29_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_29 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_29 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_29 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_210 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_210' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.622 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_210 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_210 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_210 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_210 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_210_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_210_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_210 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_210 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_210 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_211 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_211' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_211 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_211 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_211 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_211 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_211_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_211_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_211 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_211 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_211 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_212 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_212' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.624 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_212 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_212 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_212 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_212 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_212_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_212_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_212 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_212 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_212 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_213 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_213' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.625 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_213 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_213 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_213 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_213 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_213_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_213_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_213 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_213 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_213 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_214 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_214' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.627 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_214 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_214 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_214 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_214 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_214_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_214_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_214 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_214 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_214 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_215 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_215' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.628 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_215 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_215 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_215 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_215 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_215_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_215_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_215 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_215 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_215 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_216 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_216' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.629 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_216 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_216 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_216 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_216 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_216_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_216_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_216 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_216 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_216 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_217 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_217' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_217 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_217 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_217 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_217 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_217_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_217_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_217 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_217 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_217 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_218 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_218' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.632 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_218 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_218 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_218 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_218 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_218_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_218_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_218 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_218 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_218 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_219 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_219' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.633 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_219 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_219 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_219 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_219 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_219_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_219_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_219 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_219 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_219 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_220 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_220' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_220 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_220 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_220 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_220 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_220_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_220_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_220 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_220 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_220 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_221 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_221' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_221 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_221 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_221 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_221 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_221_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_221_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_221 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_221 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_221 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_222 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_222' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.636 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_222 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_222 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_222 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_222 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_222_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_222_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_222 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_222 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_222 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_223 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_223' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.638 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_223 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_223 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_223 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_223 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_223_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_223_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_223 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_223 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_223 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_224 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_224' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.639 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_224 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_224 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_224 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_224 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_224_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_224_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_224 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_224 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_224 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_225 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_225' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.640 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_225 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_225 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_225 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_225 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_225_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_225_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_225 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_225 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_225 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_226 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_226' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.641 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_226 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_226 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_226 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_226 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_226_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_226_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_226 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_226 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_226 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_227 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_227' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.643 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_227 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_227 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_227 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_227 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_227_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_227_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_227 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_227 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_227 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_228 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_228' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.644 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_228 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_228 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_228 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_228 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_228_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_228_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_228 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_228 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_228 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_229 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_229' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.645 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_229 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_229 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_229 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_229 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_229_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_229_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_229 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_229 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_229 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_230 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_230' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.646 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_230 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_230 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_230 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_230 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_230_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_230_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_230 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_230 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_230 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_231 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_231' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.648 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_231 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_231 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_231 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_231 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_231_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_231_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_231 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_231 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_231 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.664 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.43 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.41 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_24] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_25] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_26] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_27] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_28] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_29] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_210] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_211] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_212] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_213] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_214] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_215] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_216] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_217] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_218] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_219] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_220] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_221] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_222] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_223] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_224] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_225] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_226] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_227] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_228] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_229] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_230] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_231] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_23
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_24
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_25
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_26
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_27
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_28
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_29
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_210
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_211
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_212
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_213
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_214
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_215
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_216
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_217
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_218
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_219
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_220
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_221
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_222
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_223
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_224
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_225
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_226
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_227
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_228
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_229
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_230
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_231
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_fadd_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fsub_32ns_32ns_32_5_full_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 p_hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_23
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_24
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_25
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_26
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_27
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_28
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_29
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_210
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_211
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_212
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_213
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_214
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_215
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_216
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_217
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_218
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_219
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_220
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_221
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_222
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_223
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_224
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_225
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_226
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_227
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_228
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_229
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_230
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_231
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_19_2
svm_Pipeline_VITIS_LOOP_19_21
svm_Pipeline_VITIS_LOOP_19_22
svm_Pipeline_VITIS_LOOP_19_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_19_24
svm_Pipeline_VITIS_LOOP_19_25
svm_Pipeline_VITIS_LOOP_19_26
svm_Pipeline_VITIS_LOOP_19_27
svm_Pipeline_VITIS_LOOP_19_28
svm_Pipeline_VITIS_LOOP_19_29
svm_Pipeline_VITIS_LOOP_19_210
svm_Pipeline_VITIS_LOOP_19_211
svm_Pipeline_VITIS_LOOP_19_212
svm_Pipeline_VITIS_LOOP_19_213
svm_Pipeline_VITIS_LOOP_19_214
svm_Pipeline_VITIS_LOOP_19_215
svm_Pipeline_VITIS_LOOP_19_216
svm_Pipeline_VITIS_LOOP_19_217
svm_Pipeline_VITIS_LOOP_19_218
svm_Pipeline_VITIS_LOOP_19_219
svm_Pipeline_VITIS_LOOP_19_220
svm_Pipeline_VITIS_LOOP_19_221
svm_Pipeline_VITIS_LOOP_19_222
svm_Pipeline_VITIS_LOOP_19_223
svm_Pipeline_VITIS_LOOP_19_224
svm_Pipeline_VITIS_LOOP_19_225
svm_Pipeline_VITIS_LOOP_19_226
svm_Pipeline_VITIS_LOOP_19_227
svm_Pipeline_VITIS_LOOP_19_228
svm_Pipeline_VITIS_LOOP_19_229
svm_Pipeline_VITIS_LOOP_19_230
svm_Pipeline_VITIS_LOOP_19_231
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.51 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.87 seconds; current allocated memory: 1.666 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_19_2
svm_Pipeline_VITIS_LOOP_19_21
svm_Pipeline_VITIS_LOOP_19_22
svm_Pipeline_VITIS_LOOP_19_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_19_24
svm_Pipeline_VITIS_LOOP_19_25
svm_Pipeline_VITIS_LOOP_19_26
svm_Pipeline_VITIS_LOOP_19_27
svm_Pipeline_VITIS_LOOP_19_28
svm_Pipeline_VITIS_LOOP_19_29
svm_Pipeline_VITIS_LOOP_19_210
svm_Pipeline_VITIS_LOOP_19_211
svm_Pipeline_VITIS_LOOP_19_212
svm_Pipeline_VITIS_LOOP_19_213
svm_Pipeline_VITIS_LOOP_19_214
svm_Pipeline_VITIS_LOOP_19_215
svm_Pipeline_VITIS_LOOP_19_216
svm_Pipeline_VITIS_LOOP_19_217
svm_Pipeline_VITIS_LOOP_19_218
svm_Pipeline_VITIS_LOOP_19_219
svm_Pipeline_VITIS_LOOP_19_220
svm_Pipeline_VITIS_LOOP_19_221
svm_Pipeline_VITIS_LOOP_19_222
svm_Pipeline_VITIS_LOOP_19_223
svm_Pipeline_VITIS_LOOP_19_224
svm_Pipeline_VITIS_LOOP_19_225
svm_Pipeline_VITIS_LOOP_19_226
svm_Pipeline_VITIS_LOOP_19_227
svm_Pipeline_VITIS_LOOP_19_228
svm_Pipeline_VITIS_LOOP_19_229
svm_Pipeline_VITIS_LOOP_19_230
svm_Pipeline_VITIS_LOOP_19_231
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_19_2 grp_svm_Pipeline_VITIS_LOOP_19_2_fu_571 svm_Pipeline_VITIS_LOOP_19_21 grp_svm_Pipeline_VITIS_LOOP_19_21_fu_581 svm_Pipeline_VITIS_LOOP_19_22 grp_svm_Pipeline_VITIS_LOOP_19_22_fu_591 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_601 svm_Pipeline_VITIS_LOOP_19_23 grp_svm_Pipeline_VITIS_LOOP_19_23_fu_606 svm_Pipeline_VITIS_LOOP_19_24 grp_svm_Pipeline_VITIS_LOOP_19_24_fu_616 svm_Pipeline_VITIS_LOOP_19_25 grp_svm_Pipeline_VITIS_LOOP_19_25_fu_626 svm_Pipeline_VITIS_LOOP_19_26 grp_svm_Pipeline_VITIS_LOOP_19_26_fu_636 svm_Pipeline_VITIS_LOOP_19_27 grp_svm_Pipeline_VITIS_LOOP_19_27_fu_646 svm_Pipeline_VITIS_LOOP_19_28 grp_svm_Pipeline_VITIS_LOOP_19_28_fu_656 svm_Pipeline_VITIS_LOOP_19_29 grp_svm_Pipeline_VITIS_LOOP_19_29_fu_666 svm_Pipeline_VITIS_LOOP_19_210 grp_svm_Pipeline_VITIS_LOOP_19_210_fu_676 svm_Pipeline_VITIS_LOOP_19_211 grp_svm_Pipeline_VITIS_LOOP_19_211_fu_686 svm_Pipeline_VITIS_LOOP_19_212 grp_svm_Pipeline_VITIS_LOOP_19_212_fu_696 svm_Pipeline_VITIS_LOOP_19_213 grp_svm_Pipeline_VITIS_LOOP_19_213_fu_706 svm_Pipeline_VITIS_LOOP_19_214 grp_svm_Pipeline_VITIS_LOOP_19_214_fu_716 svm_Pipeline_VITIS_LOOP_19_215 grp_svm_Pipeline_VITIS_LOOP_19_215_fu_726 svm_Pipeline_VITIS_LOOP_19_216 grp_svm_Pipeline_VITIS_LOOP_19_216_fu_736 svm_Pipeline_VITIS_LOOP_19_217 grp_svm_Pipeline_VITIS_LOOP_19_217_fu_746 svm_Pipeline_VITIS_LOOP_19_218 grp_svm_Pipeline_VITIS_LOOP_19_218_fu_756 svm_Pipeline_VITIS_LOOP_19_219 grp_svm_Pipeline_VITIS_LOOP_19_219_fu_766 svm_Pipeline_VITIS_LOOP_19_220 grp_svm_Pipeline_VITIS_LOOP_19_220_fu_776 svm_Pipeline_VITIS_LOOP_19_221 grp_svm_Pipeline_VITIS_LOOP_19_221_fu_786 svm_Pipeline_VITIS_LOOP_19_222 grp_svm_Pipeline_VITIS_LOOP_19_222_fu_796 svm_Pipeline_VITIS_LOOP_19_223 grp_svm_Pipeline_VITIS_LOOP_19_223_fu_806 svm_Pipeline_VITIS_LOOP_19_224 grp_svm_Pipeline_VITIS_LOOP_19_224_fu_816 svm_Pipeline_VITIS_LOOP_19_225 grp_svm_Pipeline_VITIS_LOOP_19_225_fu_826 svm_Pipeline_VITIS_LOOP_19_226 grp_svm_Pipeline_VITIS_LOOP_19_226_fu_836 svm_Pipeline_VITIS_LOOP_19_227 grp_svm_Pipeline_VITIS_LOOP_19_227_fu_846 svm_Pipeline_VITIS_LOOP_19_228 grp_svm_Pipeline_VITIS_LOOP_19_228_fu_856 svm_Pipeline_VITIS_LOOP_19_229 grp_svm_Pipeline_VITIS_LOOP_19_229_fu_866 svm_Pipeline_VITIS_LOOP_19_230 grp_svm_Pipeline_VITIS_LOOP_19_230_fu_876 svm_Pipeline_VITIS_LOOP_19_231 grp_svm_Pipeline_VITIS_LOOP_19_231_fu_886} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_19_2_fu_571 svm_Pipeline_VITIS_LOOP_19_2 grp_svm_Pipeline_VITIS_LOOP_19_21_fu_581 svm_Pipeline_VITIS_LOOP_19_21 grp_svm_Pipeline_VITIS_LOOP_19_22_fu_591 svm_Pipeline_VITIS_LOOP_19_22 grp_p_hls_fptosi_float_i32_fu_601 p_hls_fptosi_float_i32 grp_svm_Pipeline_VITIS_LOOP_19_23_fu_606 svm_Pipeline_VITIS_LOOP_19_23 grp_svm_Pipeline_VITIS_LOOP_19_24_fu_616 svm_Pipeline_VITIS_LOOP_19_24 grp_svm_Pipeline_VITIS_LOOP_19_25_fu_626 svm_Pipeline_VITIS_LOOP_19_25 grp_svm_Pipeline_VITIS_LOOP_19_26_fu_636 svm_Pipeline_VITIS_LOOP_19_26 grp_svm_Pipeline_VITIS_LOOP_19_27_fu_646 svm_Pipeline_VITIS_LOOP_19_27 grp_svm_Pipeline_VITIS_LOOP_19_28_fu_656 svm_Pipeline_VITIS_LOOP_19_28 grp_svm_Pipeline_VITIS_LOOP_19_29_fu_666 svm_Pipeline_VITIS_LOOP_19_29 grp_svm_Pipeline_VITIS_LOOP_19_210_fu_676 svm_Pipeline_VITIS_LOOP_19_210 grp_svm_Pipeline_VITIS_LOOP_19_211_fu_686 svm_Pipeline_VITIS_LOOP_19_211 grp_svm_Pipeline_VITIS_LOOP_19_212_fu_696 svm_Pipeline_VITIS_LOOP_19_212 grp_svm_Pipeline_VITIS_LOOP_19_213_fu_706 svm_Pipeline_VITIS_LOOP_19_213 grp_svm_Pipeline_VITIS_LOOP_19_214_fu_716 svm_Pipeline_VITIS_LOOP_19_214 grp_svm_Pipeline_VITIS_LOOP_19_215_fu_726 svm_Pipeline_VITIS_LOOP_19_215 grp_svm_Pipeline_VITIS_LOOP_19_216_fu_736 svm_Pipeline_VITIS_LOOP_19_216 grp_svm_Pipeline_VITIS_LOOP_19_217_fu_746 svm_Pipeline_VITIS_LOOP_19_217 grp_svm_Pipeline_VITIS_LOOP_19_218_fu_756 svm_Pipeline_VITIS_LOOP_19_218 grp_svm_Pipeline_VITIS_LOOP_19_219_fu_766 svm_Pipeline_VITIS_LOOP_19_219 grp_svm_Pipeline_VITIS_LOOP_19_220_fu_776 svm_Pipeline_VITIS_LOOP_19_220 grp_svm_Pipeline_VITIS_LOOP_19_221_fu_786 svm_Pipeline_VITIS_LOOP_19_221 grp_svm_Pipeline_VITIS_LOOP_19_222_fu_796 svm_Pipeline_VITIS_LOOP_19_222 grp_svm_Pipeline_VITIS_LOOP_19_223_fu_806 svm_Pipeline_VITIS_LOOP_19_223 grp_svm_Pipeline_VITIS_LOOP_19_224_fu_816 svm_Pipeline_VITIS_LOOP_19_224 grp_svm_Pipeline_VITIS_LOOP_19_225_fu_826 svm_Pipeline_VITIS_LOOP_19_225 grp_svm_Pipeline_VITIS_LOOP_19_226_fu_836 svm_Pipeline_VITIS_LOOP_19_226 grp_svm_Pipeline_VITIS_LOOP_19_227_fu_846 svm_Pipeline_VITIS_LOOP_19_227 grp_svm_Pipeline_VITIS_LOOP_19_228_fu_856 svm_Pipeline_VITIS_LOOP_19_228 grp_svm_Pipeline_VITIS_LOOP_19_229_fu_866 svm_Pipeline_VITIS_LOOP_19_229 grp_svm_Pipeline_VITIS_LOOP_19_230_fu_876 svm_Pipeline_VITIS_LOOP_19_230 grp_svm_Pipeline_VITIS_LOOP_19_231_fu_886 svm_Pipeline_VITIS_LOOP_19_231} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_19_2_fu_571 grp_svm_Pipeline_VITIS_LOOP_19_21_fu_581 grp_svm_Pipeline_VITIS_LOOP_19_22_fu_591 grp_p_hls_fptosi_float_i32_fu_601 grp_svm_Pipeline_VITIS_LOOP_19_23_fu_606 grp_svm_Pipeline_VITIS_LOOP_19_24_fu_616 grp_svm_Pipeline_VITIS_LOOP_19_25_fu_626 grp_svm_Pipeline_VITIS_LOOP_19_26_fu_636 grp_svm_Pipeline_VITIS_LOOP_19_27_fu_646 grp_svm_Pipeline_VITIS_LOOP_19_28_fu_656 grp_svm_Pipeline_VITIS_LOOP_19_29_fu_666 grp_svm_Pipeline_VITIS_LOOP_19_210_fu_676 grp_svm_Pipeline_VITIS_LOOP_19_211_fu_686 grp_svm_Pipeline_VITIS_LOOP_19_212_fu_696 grp_svm_Pipeline_VITIS_LOOP_19_213_fu_706 grp_svm_Pipeline_VITIS_LOOP_19_214_fu_716 grp_svm_Pipeline_VITIS_LOOP_19_215_fu_726 grp_svm_Pipeline_VITIS_LOOP_19_216_fu_736 grp_svm_Pipeline_VITIS_LOOP_19_217_fu_746 grp_svm_Pipeline_VITIS_LOOP_19_218_fu_756 grp_svm_Pipeline_VITIS_LOOP_19_219_fu_766 grp_svm_Pipeline_VITIS_LOOP_19_220_fu_776 grp_svm_Pipeline_VITIS_LOOP_19_221_fu_786 grp_svm_Pipeline_VITIS_LOOP_19_222_fu_796 grp_svm_Pipeline_VITIS_LOOP_19_223_fu_806 grp_svm_Pipeline_VITIS_LOOP_19_224_fu_816 grp_svm_Pipeline_VITIS_LOOP_19_225_fu_826 grp_svm_Pipeline_VITIS_LOOP_19_226_fu_836 grp_svm_Pipeline_VITIS_LOOP_19_227_fu_846 grp_svm_Pipeline_VITIS_LOOP_19_228_fu_856 grp_svm_Pipeline_VITIS_LOOP_19_229_fu_866 grp_svm_Pipeline_VITIS_LOOP_19_230_fu_876 grp_svm_Pipeline_VITIS_LOOP_19_231_fu_886}} grp_svm_Pipeline_VITIS_LOOP_19_2_fu_571 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_21_fu_581 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_22_fu_591 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_601 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_23_fu_606 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_24_fu_616 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_25_fu_626 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_26_fu_636 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_27_fu_646 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_28_fu_656 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_29_fu_666 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_210_fu_676 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_211_fu_686 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_212_fu_696 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_213_fu_706 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_214_fu_716 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_215_fu_726 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_216_fu_736 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_217_fu_746 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_218_fu_756 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_219_fu_766 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_220_fu_776 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_221_fu_786 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_222_fu_796 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_223_fu_806 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_224_fu_816 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_225_fu_826 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_226_fu_836 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_227_fu_846 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_228_fu_856 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_229_fu_866 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_230_fu_876 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_231_fu_886 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_19_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_4 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_5_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_5 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_4 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_10 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_11 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_12 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_13 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_14 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_15 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_16 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_17 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_18 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_18 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_17 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_16 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_15 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_14 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_13 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_12 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_11 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_10 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_9_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_9 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_229 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_8_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_8 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_230 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_7_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_7 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_231 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_6_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_6 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_s LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_s LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_s LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_s LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_11 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_11 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_12 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_12 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_11 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_11 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_13 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_13 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_12 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_12 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_14 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_14 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_13 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_13 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_15 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_15 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_14 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_14 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_15 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_15 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_17 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_17 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_18 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_18 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_17 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_17 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_19 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_19 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_18 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_18 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_20 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_20 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_19 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_19 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_21 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_21 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_20 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_20 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_22 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_22 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_21 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_21 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_23 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_23 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_22 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_22 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_24 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_24 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_23 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_23 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_25 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_25 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_24 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_24 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_26 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_26 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_25 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_25 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_27 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_27 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_26 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_26 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_28 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_28 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_27 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_27 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_28 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_28 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_29 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_29 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_29 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_29 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_30 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_30 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_30 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_30 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_974_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 14 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.675 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.03 MHz
Command       autosyn done; 21.55 sec.
Command     csynth_design done; 26.68 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.1 seconds. CPU system time: 1.75 seconds. Elapsed time: 26.68 seconds; current allocated memory: 490.539 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Mon May 12 21:45:48 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.1 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.18 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.25 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.18 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.14 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.12 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.57 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.65 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.65 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.6 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.6 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.41 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_19_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19:22) in function 'svm' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8sv_coeff': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11sup_vectors': Cyclic partitioning with factor 4 on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'test_vector': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.03 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'svm' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'svm' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29) automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.277 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19:31) in function 'svm' more than one sub loop.
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.312 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.53 sec.
Command       elaborate done; 4.68 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_22_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_22_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_22_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_22_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_22_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_22_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_22_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_22_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_22_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_22_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_22_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_22_23 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_22_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_22_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_22_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_22_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_22_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_22_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_22_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_23 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_22_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_22_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_22_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_22_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_22_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_22_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_22_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_22_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_22_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_22_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_22_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_22_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_22_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_22_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_22_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_22_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_22_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.316 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.316 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_22_23 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_22_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_22_2'.
INFO: [RTMG 210-279] Implementing memory 'svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.317 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_22_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_22_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_22_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_22_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_22_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_22_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_22_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_21' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_22_21'.
INFO: [RTMG 210-279] Implementing memory 'svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.319 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_22_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_22_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_22_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_22_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_22_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_22_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_22_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_22' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_22_22'.
INFO: [RTMG 210-279] Implementing memory 'svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.320 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_22_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_22_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_22_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_22_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_22_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_22_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_22_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_23' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_22_23'.
INFO: [RTMG 210-279] Implementing memory 'svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.322 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_22_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_22_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_22_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_22_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_22_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_22_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_22_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_22_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_22_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_p_ZL8sv_coeff_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_p_ZL8sv_coeff_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.324 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.14 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_22_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.compgen.tcl 
INFO-FLOW: Found component svm_mux_42_32_1_1.
INFO-FLOW: Append model svm_mux_42_32_1_1
INFO-FLOW: Found component svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R.
INFO-FLOW: Append model svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_22_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.compgen.tcl 
INFO-FLOW: Found component svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R.
INFO-FLOW: Append model svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_22_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.compgen.tcl 
INFO-FLOW: Found component svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R.
INFO-FLOW: Append model svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_22_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.compgen.tcl 
INFO-FLOW: Found component svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R.
INFO-FLOW: Append model svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_p_ZL8sv_coeff_0_ROM_AUTO_1R.
INFO-FLOW: Append model svm_p_ZL8sv_coeff_0_ROM_AUTO_1R
INFO-FLOW: Found component svm_p_ZL8sv_coeff_1_ROM_AUTO_1R.
INFO-FLOW: Append model svm_p_ZL8sv_coeff_1_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_22_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_22_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_22_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_22_23
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_mux_42_32_1_1 svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R svm_flow_control_loop_pipe_sequential_init svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R svm_flow_control_loop_pipe_sequential_init svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R svm_flow_control_loop_pipe_sequential_init svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R svm_flow_control_loop_pipe_sequential_init svm_faddfsub_32ns_32ns_32_5_full_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_p_ZL8sv_coeff_0_ROM_AUTO_1R svm_p_ZL8sv_coeff_1_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_22_2 svm_Pipeline_VITIS_LOOP_22_21 svm_Pipeline_VITIS_LOOP_22_22 svm_Pipeline_VITIS_LOOP_22_23 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_mux_42_32_1_1
INFO-FLOW: To file: write model svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_p_ZL8sv_coeff_0_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_p_ZL8sv_coeff_1_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_22_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_22_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_22_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_22_23
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_mux_42_32_1_1
svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_faddfsub_32ns_32ns_32_5_full_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_p_ZL8sv_coeff_0_ROM_AUTO_1R
svm_p_ZL8sv_coeff_1_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_22_2
svm_Pipeline_VITIS_LOOP_22_21
svm_Pipeline_VITIS_LOOP_22_22
svm_Pipeline_VITIS_LOOP_22_23
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.329 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_mux_42_32_1_1
svm_svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_21_p_ZL11sup_vectors_1_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_22_p_ZL11sup_vectors_2_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R
svm_flow_control_loop_pipe_sequential_init
svm_faddfsub_32ns_32ns_32_5_full_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_p_ZL8sv_coeff_0_ROM_AUTO_1R
svm_p_ZL8sv_coeff_1_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_22_2
svm_Pipeline_VITIS_LOOP_22_21
svm_Pipeline_VITIS_LOOP_22_22
svm_Pipeline_VITIS_LOOP_22_23
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_22_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_22_2 grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186 svm_Pipeline_VITIS_LOOP_22_21 grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202 svm_Pipeline_VITIS_LOOP_22_22 grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218 svm_Pipeline_VITIS_LOOP_22_23 grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186 svm_Pipeline_VITIS_LOOP_22_2 grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202 svm_Pipeline_VITIS_LOOP_22_21 grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218 svm_Pipeline_VITIS_LOOP_22_22 grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234 svm_Pipeline_VITIS_LOOP_22_23} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186 grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202 grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218 grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234}} grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_22_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_192_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_3_fu_201_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25_3 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_207_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL11sup_vectors_0_U SOURCE {} VARIABLE p_ZL11sup_vectors_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 16 URAM 0}} svm_Pipeline_VITIS_LOOP_22_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_192_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_201_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_207_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL11sup_vectors_1_U SOURCE {} VARIABLE p_ZL11sup_vectors_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 16 URAM 0}} svm_Pipeline_VITIS_LOOP_22_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_192_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_201_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_2_fu_207_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25_2 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL11sup_vectors_2_U SOURCE {} VARIABLE p_ZL11sup_vectors_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 16 URAM 0}} svm_Pipeline_VITIS_LOOP_22_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_192_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_201_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_207_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL11sup_vectors_3_U SOURCE {} VARIABLE p_ZL11sup_vectors_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 16 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE p_x_assign LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U49 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE mul LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE dc LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_400_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_414_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_482_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE mul12_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE dc_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_1_fu_544_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_1_fu_558_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_5_fu_626_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_5 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U49 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE mul12_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE dc_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_2_fu_684_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_2_fu_698_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_8_fu_766_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_8 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U49 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE mul12_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29 VARIABLE dc_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_3_fu_824_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_3_fu_838_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_3 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_11_fu_906_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_11 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_329_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8sv_coeff_0_U SOURCE {} VARIABLE p_ZL8sv_coeff_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8sv_coeff_1_U SOURCE {} VARIABLE p_ZL8sv_coeff_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8sv_coeff_2_U SOURCE {} VARIABLE p_ZL8sv_coeff_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8sv_coeff_3_U SOURCE {} VARIABLE p_ZL8sv_coeff_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 15 BRAM 68 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.332 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.71 MHz
Command       autosyn done; 3.93 sec.
Command     csynth_design done; 8.7 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.63 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.7 seconds; current allocated memory: 137.277 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Mon May 12 21:51:44 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.14 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.3 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.14 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.13 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.36 seconds. CPU system time: 0.53 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.74 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.74 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.66 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.67 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.54 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.34 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.2 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.279 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:31) in function 'svm' more than one sub loop.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.9 sec.
Command       elaborate done; 5.19 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_231 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_230 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_229 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_228 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_227 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_226 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_225 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_224 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_223 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_222 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_221 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_220 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_219 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_218 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_217 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_216 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_215 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_214 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_213 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_212 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_211 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_210 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_29 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_28 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_27 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_26 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_25 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_24 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_19_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_23 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_24 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_24 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_25 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_25 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_26 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_26 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_27 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_27 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_28 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_28 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_29 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_29 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_210 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_210 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_211 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_211 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_212 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_212 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_213 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_213 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_214 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_214 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_215 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_215 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_216 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_216 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_217 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_217 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_218 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_218 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_219 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_219 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_220 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_220 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_221 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_221 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_222 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_222 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_223 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_223 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_224 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_224 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_225 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_225 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_226 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_226 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_227 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_227 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_228 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_228 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_229 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_229 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_230 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_230 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_19_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_231 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_19_231 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_23 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_24 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_24 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_25 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_25 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_26 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_26 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_27 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_27 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_28 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_28 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_29 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_29 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_210 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_210 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_211 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_211 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_212 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_212 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_213 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_213 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_214 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_214 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_215 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_215 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_216 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_216 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_217 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_217 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_218 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_218 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_219 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_219 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_220 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_220 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_221 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_221 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_222 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_222 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_223 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_223 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_224 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_224 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_225 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_225 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_226 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_226 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_227 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_227 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_228 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_228 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_229 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_229 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_230 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_230 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_19_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_231 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_19_231 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_231 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_22' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_22' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_23' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_23' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_24 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_24' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_24' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_24.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_24 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_25 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_25' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_25' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_25.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_25 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_26 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_26' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_26' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_26.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_26 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_27 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_27' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_27' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_27.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_27 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_28 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_28' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_28' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_28.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_28 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_29 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_29' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_29' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_29.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_29 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_210 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_210' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_210' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_210.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_210 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_211 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_211' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_211' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_211.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_211 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_212 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_212' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_212' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_212.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_212 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_213 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_213' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_213' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_213.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_213 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_214 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_214' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_214' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_214.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_214 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_215 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_215' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_215' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_215.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_215 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_216 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_216' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_216' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_216.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_216 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_217 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_217' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_217' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_217.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_217 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_218 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_218' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_218' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_218.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_218 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_219 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_219' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_219' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_219.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_219 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_220 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_220' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_220' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_220.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_220 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_221 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_221' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_221' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_221.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_221 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_222 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_222' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_222' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_222.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_222 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_223 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_223' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_223' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_223.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_223 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_224 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_224' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_224' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_224.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_224 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_225 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_225' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_225' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_225.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_225 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_226 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_226' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_226' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_226.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_226 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_227 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_227' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_227' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_227.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_227 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_228 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_228' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_228' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_228.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_228 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_229 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_229' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_229' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_229.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_229 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_230 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_230' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_230' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_230.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_230 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_231 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_19_231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_231' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_231' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_19_231.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_19_231 
Execute         bind -model svm_Pipeline_VITIS_LOOP_19_231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_19_231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.16 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.7 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.4 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_23 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_19_231 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.609 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_21' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.610 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_22' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.611 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_23' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.613 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_24 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_24' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.614 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_24 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_24 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_24 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_24 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_24_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_24 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_24 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_24 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_25 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_25' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_25 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_25 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_25 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_25 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_25_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_25 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_25 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_25 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_26 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_26' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_26 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_26 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_26 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_26 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_26_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_26 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_26 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_26 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_27 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_27' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_27 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_27 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_27 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_27 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_27_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_27 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_27 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_27 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_28 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_28' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.619 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_28 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_28 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_28 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_28 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_28_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_28 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_28 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_28 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_29 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_29' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.620 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_29 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_29 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_29 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_29 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_29_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_29 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_29 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_29 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_210 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_210' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.622 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_210 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_210 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_210 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_210 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_210_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_210_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_210 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_210 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_210 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_211 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_211' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_211 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_211 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_211 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_211 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_211_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_211_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_211 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_211 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_211 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_212 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_212' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.624 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_212 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_212 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_212 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_212 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_212_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_212_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_212 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_212 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_212 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_213 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_213' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.625 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_213 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_213 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_213 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_213 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_213_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_213_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_213 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_213 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_213 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_214 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_214' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.627 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_214 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_214 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_214 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_214 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_214_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_214_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_214 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_214 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_214 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_215 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_215' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.628 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_215 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_215 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_215 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_215 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_215_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_215_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_215 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_215 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_215 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_216 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_216' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.629 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_216 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_216 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_216 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_216 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_216_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_216_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_216 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_216 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_216 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_217 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_217' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.630 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_217 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_217 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_217 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_217 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_217_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_217_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_217 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_217 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_217 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_218 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_218' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_218 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_218 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_218 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_218 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_218_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_218_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_218 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_218 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_218 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_219 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_219' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.633 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_219 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_219 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_219 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_219 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_219_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_219_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_219 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_219 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_219 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_220 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_220' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_220 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_220 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_220 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_220 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_220_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_220_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_220 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_220 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_220 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_221 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_221' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_221 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_221 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_221 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_221 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_221_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_221_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_221 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_221 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_221 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_222 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_222' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.636 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_222 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_222 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_222 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_222 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_222_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_222_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_222 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_222 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_222 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_223 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_223' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.638 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_223 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_223 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_223 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_223 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_223_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_223_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_223 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_223 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_223 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_224 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_224' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.639 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_224 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_224 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_224 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_224 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_224_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_224_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_224 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_224 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_224 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_225 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_225' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.640 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_225 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_225 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_225 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_225 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_225_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_225_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_225 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_225 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_225 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_226 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_226' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.641 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_226 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_226 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_226 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_226 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_226_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_226_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_226 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_226 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_226 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_227 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_227' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.643 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_227 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_227 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_227 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_227 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_227_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_227_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_227 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_227 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_227 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_228 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_228' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.644 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_228 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_228 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_228 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_228 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_228_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_228_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_228 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_228 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_228 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_229 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_229' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.645 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_229 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_229 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_229 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_229 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_229_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_229_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_229 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_229 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_229 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_230 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_230' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.646 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_230 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_230 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_230 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_230 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_230_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_230_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_230 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_230 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_230 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_19_231 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_231' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.648 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_231 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_19_231 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_19_231 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_19_231 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_19_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_231_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_19_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_19_231_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_19_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_231 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_19_231 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_19_231 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.664 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.45 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.42 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_24] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_25] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_26] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_27] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_28] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_29] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_210] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_211] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_212] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_213] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_214] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_215] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_216] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_217] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_218] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_219] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_220] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_221] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_222] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_223] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_224] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_225] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_226] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_227] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_228] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_229] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_230] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_19_231] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_23
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_24
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_25
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_26
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_27
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_28
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_29
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_210
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_211
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_212
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_213
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_214
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_215
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_216
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_217
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_218
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_219
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_220
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_221
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_222
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_223
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_224
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_225
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_226
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_227
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_228
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_229
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_230
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_19_231
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_fadd_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fsub_32ns_32ns_32_5_full_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_19_2 svm_Pipeline_VITIS_LOOP_19_21 svm_Pipeline_VITIS_LOOP_19_22 svm_Pipeline_VITIS_LOOP_19_23 p_hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_19_24 svm_Pipeline_VITIS_LOOP_19_25 svm_Pipeline_VITIS_LOOP_19_26 svm_Pipeline_VITIS_LOOP_19_27 svm_Pipeline_VITIS_LOOP_19_28 svm_Pipeline_VITIS_LOOP_19_29 svm_Pipeline_VITIS_LOOP_19_210 svm_Pipeline_VITIS_LOOP_19_211 svm_Pipeline_VITIS_LOOP_19_212 svm_Pipeline_VITIS_LOOP_19_213 svm_Pipeline_VITIS_LOOP_19_214 svm_Pipeline_VITIS_LOOP_19_215 svm_Pipeline_VITIS_LOOP_19_216 svm_Pipeline_VITIS_LOOP_19_217 svm_Pipeline_VITIS_LOOP_19_218 svm_Pipeline_VITIS_LOOP_19_219 svm_Pipeline_VITIS_LOOP_19_220 svm_Pipeline_VITIS_LOOP_19_221 svm_Pipeline_VITIS_LOOP_19_222 svm_Pipeline_VITIS_LOOP_19_223 svm_Pipeline_VITIS_LOOP_19_224 svm_Pipeline_VITIS_LOOP_19_225 svm_Pipeline_VITIS_LOOP_19_226 svm_Pipeline_VITIS_LOOP_19_227 svm_Pipeline_VITIS_LOOP_19_228 svm_Pipeline_VITIS_LOOP_19_229 svm_Pipeline_VITIS_LOOP_19_230 svm_Pipeline_VITIS_LOOP_19_231 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_23
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_24
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_25
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_26
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_27
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_28
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_29
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_210
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_211
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_212
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_213
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_214
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_215
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_216
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_217
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_218
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_219
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_220
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_221
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_222
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_223
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_224
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_225
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_226
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_227
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_228
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_229
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_230
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_19_231
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_19_2
svm_Pipeline_VITIS_LOOP_19_21
svm_Pipeline_VITIS_LOOP_19_22
svm_Pipeline_VITIS_LOOP_19_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_19_24
svm_Pipeline_VITIS_LOOP_19_25
svm_Pipeline_VITIS_LOOP_19_26
svm_Pipeline_VITIS_LOOP_19_27
svm_Pipeline_VITIS_LOOP_19_28
svm_Pipeline_VITIS_LOOP_19_29
svm_Pipeline_VITIS_LOOP_19_210
svm_Pipeline_VITIS_LOOP_19_211
svm_Pipeline_VITIS_LOOP_19_212
svm_Pipeline_VITIS_LOOP_19_213
svm_Pipeline_VITIS_LOOP_19_214
svm_Pipeline_VITIS_LOOP_19_215
svm_Pipeline_VITIS_LOOP_19_216
svm_Pipeline_VITIS_LOOP_19_217
svm_Pipeline_VITIS_LOOP_19_218
svm_Pipeline_VITIS_LOOP_19_219
svm_Pipeline_VITIS_LOOP_19_220
svm_Pipeline_VITIS_LOOP_19_221
svm_Pipeline_VITIS_LOOP_19_222
svm_Pipeline_VITIS_LOOP_19_223
svm_Pipeline_VITIS_LOOP_19_224
svm_Pipeline_VITIS_LOOP_19_225
svm_Pipeline_VITIS_LOOP_19_226
svm_Pipeline_VITIS_LOOP_19_227
svm_Pipeline_VITIS_LOOP_19_228
svm_Pipeline_VITIS_LOOP_19_229
svm_Pipeline_VITIS_LOOP_19_230
svm_Pipeline_VITIS_LOOP_19_231
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.76 seconds; current allocated memory: 1.666 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_19_2
svm_Pipeline_VITIS_LOOP_19_21
svm_Pipeline_VITIS_LOOP_19_22
svm_Pipeline_VITIS_LOOP_19_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_19_24
svm_Pipeline_VITIS_LOOP_19_25
svm_Pipeline_VITIS_LOOP_19_26
svm_Pipeline_VITIS_LOOP_19_27
svm_Pipeline_VITIS_LOOP_19_28
svm_Pipeline_VITIS_LOOP_19_29
svm_Pipeline_VITIS_LOOP_19_210
svm_Pipeline_VITIS_LOOP_19_211
svm_Pipeline_VITIS_LOOP_19_212
svm_Pipeline_VITIS_LOOP_19_213
svm_Pipeline_VITIS_LOOP_19_214
svm_Pipeline_VITIS_LOOP_19_215
svm_Pipeline_VITIS_LOOP_19_216
svm_Pipeline_VITIS_LOOP_19_217
svm_Pipeline_VITIS_LOOP_19_218
svm_Pipeline_VITIS_LOOP_19_219
svm_Pipeline_VITIS_LOOP_19_220
svm_Pipeline_VITIS_LOOP_19_221
svm_Pipeline_VITIS_LOOP_19_222
svm_Pipeline_VITIS_LOOP_19_223
svm_Pipeline_VITIS_LOOP_19_224
svm_Pipeline_VITIS_LOOP_19_225
svm_Pipeline_VITIS_LOOP_19_226
svm_Pipeline_VITIS_LOOP_19_227
svm_Pipeline_VITIS_LOOP_19_228
svm_Pipeline_VITIS_LOOP_19_229
svm_Pipeline_VITIS_LOOP_19_230
svm_Pipeline_VITIS_LOOP_19_231
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_24.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_25.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_26.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_27.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_28.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_29.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_210.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_211.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_212.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_213.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_214.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_215.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_216.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_217.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_218.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_219.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_220.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_221.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_222.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_223.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_224.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_225.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_226.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_227.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_228.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_229.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_230.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_19_231.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_19_2 grp_svm_Pipeline_VITIS_LOOP_19_2_fu_571 svm_Pipeline_VITIS_LOOP_19_21 grp_svm_Pipeline_VITIS_LOOP_19_21_fu_581 svm_Pipeline_VITIS_LOOP_19_22 grp_svm_Pipeline_VITIS_LOOP_19_22_fu_591 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_601 svm_Pipeline_VITIS_LOOP_19_23 grp_svm_Pipeline_VITIS_LOOP_19_23_fu_606 svm_Pipeline_VITIS_LOOP_19_24 grp_svm_Pipeline_VITIS_LOOP_19_24_fu_616 svm_Pipeline_VITIS_LOOP_19_25 grp_svm_Pipeline_VITIS_LOOP_19_25_fu_626 svm_Pipeline_VITIS_LOOP_19_26 grp_svm_Pipeline_VITIS_LOOP_19_26_fu_636 svm_Pipeline_VITIS_LOOP_19_27 grp_svm_Pipeline_VITIS_LOOP_19_27_fu_646 svm_Pipeline_VITIS_LOOP_19_28 grp_svm_Pipeline_VITIS_LOOP_19_28_fu_656 svm_Pipeline_VITIS_LOOP_19_29 grp_svm_Pipeline_VITIS_LOOP_19_29_fu_666 svm_Pipeline_VITIS_LOOP_19_210 grp_svm_Pipeline_VITIS_LOOP_19_210_fu_676 svm_Pipeline_VITIS_LOOP_19_211 grp_svm_Pipeline_VITIS_LOOP_19_211_fu_686 svm_Pipeline_VITIS_LOOP_19_212 grp_svm_Pipeline_VITIS_LOOP_19_212_fu_696 svm_Pipeline_VITIS_LOOP_19_213 grp_svm_Pipeline_VITIS_LOOP_19_213_fu_706 svm_Pipeline_VITIS_LOOP_19_214 grp_svm_Pipeline_VITIS_LOOP_19_214_fu_716 svm_Pipeline_VITIS_LOOP_19_215 grp_svm_Pipeline_VITIS_LOOP_19_215_fu_726 svm_Pipeline_VITIS_LOOP_19_216 grp_svm_Pipeline_VITIS_LOOP_19_216_fu_736 svm_Pipeline_VITIS_LOOP_19_217 grp_svm_Pipeline_VITIS_LOOP_19_217_fu_746 svm_Pipeline_VITIS_LOOP_19_218 grp_svm_Pipeline_VITIS_LOOP_19_218_fu_756 svm_Pipeline_VITIS_LOOP_19_219 grp_svm_Pipeline_VITIS_LOOP_19_219_fu_766 svm_Pipeline_VITIS_LOOP_19_220 grp_svm_Pipeline_VITIS_LOOP_19_220_fu_776 svm_Pipeline_VITIS_LOOP_19_221 grp_svm_Pipeline_VITIS_LOOP_19_221_fu_786 svm_Pipeline_VITIS_LOOP_19_222 grp_svm_Pipeline_VITIS_LOOP_19_222_fu_796 svm_Pipeline_VITIS_LOOP_19_223 grp_svm_Pipeline_VITIS_LOOP_19_223_fu_806 svm_Pipeline_VITIS_LOOP_19_224 grp_svm_Pipeline_VITIS_LOOP_19_224_fu_816 svm_Pipeline_VITIS_LOOP_19_225 grp_svm_Pipeline_VITIS_LOOP_19_225_fu_826 svm_Pipeline_VITIS_LOOP_19_226 grp_svm_Pipeline_VITIS_LOOP_19_226_fu_836 svm_Pipeline_VITIS_LOOP_19_227 grp_svm_Pipeline_VITIS_LOOP_19_227_fu_846 svm_Pipeline_VITIS_LOOP_19_228 grp_svm_Pipeline_VITIS_LOOP_19_228_fu_856 svm_Pipeline_VITIS_LOOP_19_229 grp_svm_Pipeline_VITIS_LOOP_19_229_fu_866 svm_Pipeline_VITIS_LOOP_19_230 grp_svm_Pipeline_VITIS_LOOP_19_230_fu_876 svm_Pipeline_VITIS_LOOP_19_231 grp_svm_Pipeline_VITIS_LOOP_19_231_fu_886} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_19_2_fu_571 svm_Pipeline_VITIS_LOOP_19_2 grp_svm_Pipeline_VITIS_LOOP_19_21_fu_581 svm_Pipeline_VITIS_LOOP_19_21 grp_svm_Pipeline_VITIS_LOOP_19_22_fu_591 svm_Pipeline_VITIS_LOOP_19_22 grp_p_hls_fptosi_float_i32_fu_601 p_hls_fptosi_float_i32 grp_svm_Pipeline_VITIS_LOOP_19_23_fu_606 svm_Pipeline_VITIS_LOOP_19_23 grp_svm_Pipeline_VITIS_LOOP_19_24_fu_616 svm_Pipeline_VITIS_LOOP_19_24 grp_svm_Pipeline_VITIS_LOOP_19_25_fu_626 svm_Pipeline_VITIS_LOOP_19_25 grp_svm_Pipeline_VITIS_LOOP_19_26_fu_636 svm_Pipeline_VITIS_LOOP_19_26 grp_svm_Pipeline_VITIS_LOOP_19_27_fu_646 svm_Pipeline_VITIS_LOOP_19_27 grp_svm_Pipeline_VITIS_LOOP_19_28_fu_656 svm_Pipeline_VITIS_LOOP_19_28 grp_svm_Pipeline_VITIS_LOOP_19_29_fu_666 svm_Pipeline_VITIS_LOOP_19_29 grp_svm_Pipeline_VITIS_LOOP_19_210_fu_676 svm_Pipeline_VITIS_LOOP_19_210 grp_svm_Pipeline_VITIS_LOOP_19_211_fu_686 svm_Pipeline_VITIS_LOOP_19_211 grp_svm_Pipeline_VITIS_LOOP_19_212_fu_696 svm_Pipeline_VITIS_LOOP_19_212 grp_svm_Pipeline_VITIS_LOOP_19_213_fu_706 svm_Pipeline_VITIS_LOOP_19_213 grp_svm_Pipeline_VITIS_LOOP_19_214_fu_716 svm_Pipeline_VITIS_LOOP_19_214 grp_svm_Pipeline_VITIS_LOOP_19_215_fu_726 svm_Pipeline_VITIS_LOOP_19_215 grp_svm_Pipeline_VITIS_LOOP_19_216_fu_736 svm_Pipeline_VITIS_LOOP_19_216 grp_svm_Pipeline_VITIS_LOOP_19_217_fu_746 svm_Pipeline_VITIS_LOOP_19_217 grp_svm_Pipeline_VITIS_LOOP_19_218_fu_756 svm_Pipeline_VITIS_LOOP_19_218 grp_svm_Pipeline_VITIS_LOOP_19_219_fu_766 svm_Pipeline_VITIS_LOOP_19_219 grp_svm_Pipeline_VITIS_LOOP_19_220_fu_776 svm_Pipeline_VITIS_LOOP_19_220 grp_svm_Pipeline_VITIS_LOOP_19_221_fu_786 svm_Pipeline_VITIS_LOOP_19_221 grp_svm_Pipeline_VITIS_LOOP_19_222_fu_796 svm_Pipeline_VITIS_LOOP_19_222 grp_svm_Pipeline_VITIS_LOOP_19_223_fu_806 svm_Pipeline_VITIS_LOOP_19_223 grp_svm_Pipeline_VITIS_LOOP_19_224_fu_816 svm_Pipeline_VITIS_LOOP_19_224 grp_svm_Pipeline_VITIS_LOOP_19_225_fu_826 svm_Pipeline_VITIS_LOOP_19_225 grp_svm_Pipeline_VITIS_LOOP_19_226_fu_836 svm_Pipeline_VITIS_LOOP_19_226 grp_svm_Pipeline_VITIS_LOOP_19_227_fu_846 svm_Pipeline_VITIS_LOOP_19_227 grp_svm_Pipeline_VITIS_LOOP_19_228_fu_856 svm_Pipeline_VITIS_LOOP_19_228 grp_svm_Pipeline_VITIS_LOOP_19_229_fu_866 svm_Pipeline_VITIS_LOOP_19_229 grp_svm_Pipeline_VITIS_LOOP_19_230_fu_876 svm_Pipeline_VITIS_LOOP_19_230 grp_svm_Pipeline_VITIS_LOOP_19_231_fu_886 svm_Pipeline_VITIS_LOOP_19_231} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_19_2_fu_571 grp_svm_Pipeline_VITIS_LOOP_19_21_fu_581 grp_svm_Pipeline_VITIS_LOOP_19_22_fu_591 grp_p_hls_fptosi_float_i32_fu_601 grp_svm_Pipeline_VITIS_LOOP_19_23_fu_606 grp_svm_Pipeline_VITIS_LOOP_19_24_fu_616 grp_svm_Pipeline_VITIS_LOOP_19_25_fu_626 grp_svm_Pipeline_VITIS_LOOP_19_26_fu_636 grp_svm_Pipeline_VITIS_LOOP_19_27_fu_646 grp_svm_Pipeline_VITIS_LOOP_19_28_fu_656 grp_svm_Pipeline_VITIS_LOOP_19_29_fu_666 grp_svm_Pipeline_VITIS_LOOP_19_210_fu_676 grp_svm_Pipeline_VITIS_LOOP_19_211_fu_686 grp_svm_Pipeline_VITIS_LOOP_19_212_fu_696 grp_svm_Pipeline_VITIS_LOOP_19_213_fu_706 grp_svm_Pipeline_VITIS_LOOP_19_214_fu_716 grp_svm_Pipeline_VITIS_LOOP_19_215_fu_726 grp_svm_Pipeline_VITIS_LOOP_19_216_fu_736 grp_svm_Pipeline_VITIS_LOOP_19_217_fu_746 grp_svm_Pipeline_VITIS_LOOP_19_218_fu_756 grp_svm_Pipeline_VITIS_LOOP_19_219_fu_766 grp_svm_Pipeline_VITIS_LOOP_19_220_fu_776 grp_svm_Pipeline_VITIS_LOOP_19_221_fu_786 grp_svm_Pipeline_VITIS_LOOP_19_222_fu_796 grp_svm_Pipeline_VITIS_LOOP_19_223_fu_806 grp_svm_Pipeline_VITIS_LOOP_19_224_fu_816 grp_svm_Pipeline_VITIS_LOOP_19_225_fu_826 grp_svm_Pipeline_VITIS_LOOP_19_226_fu_836 grp_svm_Pipeline_VITIS_LOOP_19_227_fu_846 grp_svm_Pipeline_VITIS_LOOP_19_228_fu_856 grp_svm_Pipeline_VITIS_LOOP_19_229_fu_866 grp_svm_Pipeline_VITIS_LOOP_19_230_fu_876 grp_svm_Pipeline_VITIS_LOOP_19_231_fu_886}} grp_svm_Pipeline_VITIS_LOOP_19_2_fu_571 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_21_fu_581 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_22_fu_591 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_601 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_23_fu_606 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_24_fu_616 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_25_fu_626 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_26_fu_636 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_27_fu_646 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_28_fu_656 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_29_fu_666 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_210_fu_676 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_211_fu_686 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_212_fu_696 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_213_fu_706 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_214_fu_716 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_215_fu_726 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_216_fu_736 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_217_fu_746 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_218_fu_756 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_219_fu_766 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_220_fu_776 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_221_fu_786 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_222_fu_796 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_223_fu_806 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_224_fu_816 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_225_fu_826 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_226_fu_836 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_227_fu_846 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_228_fu_856 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_229_fu_866 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_230_fu_876 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_19_231_fu_886 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_19_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_4 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_5_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_5 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_4 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_10 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_11 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_12 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_13 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_14 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_15 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_16 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_17 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_18 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_18 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_17 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_16 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_15 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_14 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_13 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_12 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_11 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_10 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_9_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_9 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_229 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_8_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_8 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_230 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_7_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_7 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_19_231 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_6_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22 VARIABLE add_ln22_6 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_s LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_s LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_s LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_s LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_11 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_11 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_12 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_12 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_11 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_11 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_13 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_13 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_12 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_12 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_14 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_14 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_13 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_13 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_15 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_15 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_14 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_14 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_15 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_15 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_17 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_17 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_18 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_18 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_17 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_17 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_19 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_19 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_18 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_18 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_20 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_20 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_19 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_19 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_21 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_21 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_20 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_20 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_22 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_22 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_21 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_21 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_23 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_23 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_22 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_22 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_24 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_24 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_23 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_23 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_25 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_25 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_24 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_24 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_26 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_26 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_25 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_25 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_27 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_27 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_26 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_26 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_28 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_28 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_27 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_27 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_28 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_28 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_29 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_29 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_29 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_29 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE p_x_assign_30 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_30 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE mul12_30 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 VARIABLE add13_30 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_974_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 14 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.675 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.03 MHz
Command       autosyn done; 20.67 sec.
Command     csynth_design done; 25.95 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.78 seconds. CPU system time: 1.8 seconds. Elapsed time: 25.95 seconds; current allocated memory: 490.551 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 12:08:12 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.21 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.29 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.14 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.12 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.14 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.61 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.69 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.7 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.6 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.61 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.53 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.69 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.25 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.279 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.589 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.98 sec.
Command       elaborate done; 5.36 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_24.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_25.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_26.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_27.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_28.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_29.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_210.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_211.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_212.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_213.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_214.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_215.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_216.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_217.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_218.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_219.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_220.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_221.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_222.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_223.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_224.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_225.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_226.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_227.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_228.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_229.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_230.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_231.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.17 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.71 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.4 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.609 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.610 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.611 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.613 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_24 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.614 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_24 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_25 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.616 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_25 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_26 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.617 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_26 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_27 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.618 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_27 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_28 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.619 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_28 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_29 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.620 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_29 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_210 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.622 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_210 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_211 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.623 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_211 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_212 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.624 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_212 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_213 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.625 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_213 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_214 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.627 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_214 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_215 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_215 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_216 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.629 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_216 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_217 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.630 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_217 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_218 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_218 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_219 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.633 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_219 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_220 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_220 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_221 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_221 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_222 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.637 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_222 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_223 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.638 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_223 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_224 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.639 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_224 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_225 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.640 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_225 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_226 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.641 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_226 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_227 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.643 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_227 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_228 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.644 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_228 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_229 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.645 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_229 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_230 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.646 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_230 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_231 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_231' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.648 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_231 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.664 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.44 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.42 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_24] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_25] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_26] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_27] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_28] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_29] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_210] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_211] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_212] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_213] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_214] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_215] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_216] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_217] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_218] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_219] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_220] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_221] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_222] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_223] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_224] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_225] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_226] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_227] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_228] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_229] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_230] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_231] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_fadd_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fsub_32ns_32ns_32_5_full_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 p_hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.52 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.88 seconds; current allocated memory: 1.666 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_22 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_601 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_231 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 svm_Pipeline_VITIS_LOOP_21_22 grp_p_hls_fptosi_float_i32_fu_601 p_hls_fptosi_float_i32 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 svm_Pipeline_VITIS_LOOP_21_231} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 grp_p_hls_fptosi_float_i32_fu_601 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886}} grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_601 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_19_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_19 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_5_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_5 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_9_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_9 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_229 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_8_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_8 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_230 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_7_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_7 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_231 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_6_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_6 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_974_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 14 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.675 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.03 MHz
Command       autosyn done; 23.63 sec.
Command     csynth_design done; 29.1 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.57 seconds. CPU system time: 2.02 seconds. Elapsed time: 29.1 seconds; current allocated memory: 490.578 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 12:13:10 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.1 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.18 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.24 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.15 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.11 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.41 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.204 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.81 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.82 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.6 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.61 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.56 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.66 seconds. Elapsed time: 3.37 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.205 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.2 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.284 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.595 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.91 sec.
Command       elaborate done; 5.2 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_24.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_25.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_26.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_27.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_28.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_29.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_210.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_211.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_212.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_213.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_214.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_215.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_216.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_217.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_218.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_219.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.605 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_220.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.605 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.605 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_221.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.605 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.605 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_222.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.606 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.606 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_223.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.606 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.606 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_224.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_225.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_226.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_227.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_228.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.609 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_229.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.609 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.609 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_230.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.609 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.609 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_231.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.610 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.612 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.17 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.72 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.614 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.4 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.615 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.619 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_24 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.620 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_24 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_25 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.621 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_25 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_26 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_26 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_27 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.624 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_27 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_28 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.625 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_28 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_29 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.626 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_29 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_210 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_210 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_211 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.629 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_211 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_212 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_212 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_213 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.631 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_213 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_214 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_214 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_215 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_215 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_216 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_216 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_217 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.636 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_217 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_218 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.637 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_218 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_219 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.639 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_219 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_220 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.640 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_220 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_221 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.641 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_221 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_222 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.642 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_222 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_223 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.644 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_223 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_224 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.645 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_224 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_225 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.646 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_225 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_226 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.647 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_226 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_227 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.648 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_227 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_228 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.650 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_228 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_229 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.651 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_229 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_230 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.652 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_230 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_231 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_231' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.653 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_231 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.670 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.44 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.42 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_24] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_25] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_26] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_27] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_28] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_29] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_210] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_211] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_212] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_213] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_214] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_215] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_216] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_217] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_218] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_219] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_220] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_221] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_222] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_223] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_224] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_225] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_226] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_227] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_228] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_229] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_230] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_231] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_fadd_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fsub_32ns_32ns_32_5_full_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 p_hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.48 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.81 seconds; current allocated memory: 1.672 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_22 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_601 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_231 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 svm_Pipeline_VITIS_LOOP_21_22 grp_p_hls_fptosi_float_i32_fu_601 p_hls_fptosi_float_i32 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 svm_Pipeline_VITIS_LOOP_21_231} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 grp_p_hls_fptosi_float_i32_fu_601 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886}} grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_601 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_19_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_19 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_5_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_5 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_9_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_9 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_229 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_8_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_8 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_230 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_7_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_7 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_231 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_6_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_6 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_974_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 14 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.681 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.03 MHz
Command       autosyn done; 21.09 sec.
Command     csynth_design done; 26.39 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.81 seconds. CPU system time: 1.81 seconds. Elapsed time: 26.39 seconds; current allocated memory: 490.582 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 12:18:08 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.09 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.18 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.25 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.15 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.11 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.48 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.72 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.72 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.62 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.62 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.37 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.05 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.235 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.276 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.295 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.5 sec.
Command       elaborate done; 4.58 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.295 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.295 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_faddfsub_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_faddfsub_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.304 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_faddfsub_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_2_fu_121 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_131} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_21_2_fu_121 svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_131 svm_Pipeline_VITIS_LOOP_21_21} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_21_2_fu_121 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_131}} grp_svm_Pipeline_VITIS_LOOP_21_2_fu_121 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_21_fu_131 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U18 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U15 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE dc LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_277_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_291_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_5_fu_359_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U18 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U15 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE dc_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_1_fu_425_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_1_fu_439_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_3_fu_507_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_208_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 12 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.304 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.71 MHz
Command       autosyn done; 2.36 sec.
Command     csynth_design done; 7 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.16 seconds. CPU system time: 1.26 seconds. Elapsed time: 7 seconds; current allocated memory: 108.402 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 12:22:46 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.08 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.17 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.24 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.13 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.12 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.36 seconds. CPU system time: 0.42 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.78 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.79 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.65 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.51 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.29 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.22 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.279 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.91 sec.
Command       elaborate done; 5.06 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_24.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_25.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_26.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_27.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_28.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_29.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_210.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_211.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_212.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_213.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_214.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_215.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_216.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_217.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_218.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_219.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_220.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_221.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_222.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_223.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_224.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_225.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_226.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_227.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_228.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_229.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_230.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_231.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.16 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.72 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.41 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.609 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.610 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.611 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.613 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_24 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.614 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_24 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_25 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_25 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_26 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.617 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_26 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_27 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_27 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_28 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.619 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_28 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_29 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.620 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_29 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_210 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.622 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_210 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_211 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_211 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_212 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.624 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_212 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_213 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.625 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_213 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_214 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.627 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_214 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_215 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_215 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_216 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.629 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_216 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_217 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_217 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_218 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_218 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_219 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.633 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_219 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_220 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.634 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_220 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_221 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.635 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_221 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_222 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.637 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_222 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_223 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.638 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_223 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_224 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.639 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_224 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_225 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.640 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_225 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_226 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.641 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_226 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_227 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.643 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_227 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_228 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.644 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_228 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_229 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.645 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_229 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_230 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.646 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_230 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_231 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_231' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.648 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_231 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.664 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.46 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.42 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_24] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_25] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_26] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_27] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_28] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_29] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_210] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_211] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_212] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_213] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_214] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_215] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_216] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_217] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_218] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_219] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_220] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_221] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_222] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_223] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_224] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_225] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_226] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_227] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_228] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_229] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_230] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_231] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_fadd_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fsub_32ns_32ns_32_5_full_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 p_hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.666 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_22 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_601 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_231 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 svm_Pipeline_VITIS_LOOP_21_22 grp_p_hls_fptosi_float_i32_fu_601 p_hls_fptosi_float_i32 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 svm_Pipeline_VITIS_LOOP_21_231} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 grp_p_hls_fptosi_float_i32_fu_601 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886}} grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_601 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_19_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_19 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_5_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_5 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_9_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_9 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_229 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_8_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_8 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_230 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_7_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_7 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_231 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_6_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_6 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_974_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 14 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.675 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.03 MHz
Command       autosyn done; 23.98 sec.
Command     csynth_design done; 29.12 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.25 seconds. CPU system time: 1.69 seconds. Elapsed time: 29.12 seconds; current allocated memory: 490.586 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 12:26:45 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.21 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.28 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.44 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'sup_vectors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'exp' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'sv_coeff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26:43)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.71 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.71 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.44 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.71 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.15 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 12:30:41 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.4 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.48 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.55 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.44 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'sup_vectors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'exp' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'sv_coeff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.7 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.71 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.45 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.71 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.41 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 12:49:12 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.26 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.38 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.44 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.5 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'sup_vectors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'exp' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'sv_coeff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.75 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.76 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.5 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.76 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.43 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 13:08:19 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.23 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.35 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.42 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.52 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'sup_vectors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'exp' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'sv_coeff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.76 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.76 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.56 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.76 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.4 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 14:22:38 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.14 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.3 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.14 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.12 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.12 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.15 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.65 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.68 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.68 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.6 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.6 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.54 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.55 seconds. CPU system time: 0.66 seconds. Elapsed time: 3.32 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.23 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.279 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.98 sec.
Command       elaborate done; 5.38 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_24.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_25.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_26.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_27.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_28.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_29.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_210.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_211.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_212.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_213.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_214.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_215.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_216.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_217.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_218.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_219.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_220.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_221.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_222.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_223.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_224.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_225.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_226.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_227.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_228.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_229.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_230.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_231.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.26 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.82 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.53 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.609 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.610 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.611 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.612 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.613 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_24 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.614 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_24 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_25 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.616 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_25 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_26 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.617 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_26 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_27 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.618 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_27 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_28 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.619 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_28 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_29 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.620 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_29 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_210 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.622 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_210 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_211 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.623 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_211 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_212 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.624 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_212 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_213 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.625 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_213 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_214 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.627 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_214 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_215 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.628 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_215 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_216 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.629 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_216 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_217 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_217 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_218 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.632 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_218 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_219 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.633 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_219 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_220 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.634 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_220 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_221 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.635 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_221 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_222 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.636 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_222 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_223 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.638 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_223 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_224 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.639 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_224 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_225 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.640 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_225 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_226 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.641 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_226 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_227 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.643 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_227 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_228 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.644 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_228 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_229 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.645 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_229 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_230 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.646 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_230 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_231 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_231' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.648 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_231 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 1 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.664 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.67 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.48 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_24] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_25] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_26] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_27] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_28] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_29] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_210] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_211] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_212] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_213] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_214] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_215] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_216] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_217] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_218] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_219] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_220] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_221] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_222] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_223] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_224] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_225] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_226] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_227] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_228] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_229] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_230] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_231] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_fadd_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fsub_32ns_32ns_32_5_full_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 p_hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.9 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.26 seconds; current allocated memory: 1.666 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_22 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_601 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_231 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 svm_Pipeline_VITIS_LOOP_21_22 grp_p_hls_fptosi_float_i32_fu_601 p_hls_fptosi_float_i32 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 svm_Pipeline_VITIS_LOOP_21_231} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 grp_p_hls_fptosi_float_i32_fu_601 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886}} grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_601 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_19_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_19 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_5_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_5 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_9_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_9 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_229 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_8_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_8 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_230 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_7_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_7 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_231 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_6_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_6 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_974_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 14 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.675 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.03 MHz
Command       autosyn done; 27.71 sec.
Command     csynth_design done; 33.19 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.27 seconds. CPU system time: 2.05 seconds. Elapsed time: 33.19 seconds; current allocated memory: 490.586 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 14:27:50 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.09 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.18 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.27 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.11 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.16 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.14 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.16 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.63 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.75 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.75 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.64 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.64 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.55 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.35 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.22 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.279 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
Command           transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.589 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.94 sec.
Command       elaborate done; 5.38 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_24.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_25.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_26.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_27.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_28.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_29.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_210.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_211.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_212.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_213.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_214.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_215.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_216.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_217.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_218.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_219.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_220.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_221.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_222.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_223.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_224.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_225.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_226.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_227.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_228.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_229.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_230.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.63 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.sched.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_231.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.26 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.82 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.54 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.609 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.610 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.611 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.612 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.613 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_24 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.614 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_24 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_25 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.616 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_25 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_26 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.617 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_26 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_27 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.618 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_27 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_28 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.619 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_28 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_29 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.620 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_29 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_210 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.622 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_210 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_211 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.623 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_211 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_212 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.624 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_212 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_213 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.625 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_213 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_214 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.627 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_214 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_215 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.628 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_215 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_216 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.629 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_216 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_217 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.630 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_217 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_218 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.632 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_218 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_219 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.633 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_219 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_220 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.634 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_220 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_221 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.635 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_221 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_222 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.636 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_222 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_223 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.638 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_223 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_224 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.639 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_224 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_225 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.640 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_225 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_226 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.641 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_226 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_227 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.643 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_227 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_228 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.644 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_228 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_229 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.645 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_229 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_230 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.646 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_230 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_231 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_231' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.648 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_231 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.664 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.54 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.42 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_24] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_25] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_26] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_27] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_28] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_29] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_210] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_211] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_212] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_213] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_214] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_215] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_216] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_217] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_218] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_219] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_220] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_221] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_222] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_223] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_224] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_225] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_226] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_227] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_228] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_229] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_230] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_231] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_fadd_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fsub_32ns_32ns_32_5_full_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 p_hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Command         ap_source done; 0.44 sec.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.65 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.86 seconds; current allocated memory: 1.666 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_22 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_601 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_231 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 svm_Pipeline_VITIS_LOOP_21_22 grp_p_hls_fptosi_float_i32_fu_601 p_hls_fptosi_float_i32 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 svm_Pipeline_VITIS_LOOP_21_231} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 grp_p_hls_fptosi_float_i32_fu_601 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886}} grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_601 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_19_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_19 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_5_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_5 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_9_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_9 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_229 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_8_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_8 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_230 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_7_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_7 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_231 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_6_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_6 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_974_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 14 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.675 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.03 MHz
Command       autosyn done; 28.7 sec.
Command     csynth_design done; 34.18 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.09 seconds. CPU system time: 1.92 seconds. Elapsed time: 34.18 seconds; current allocated memory: 490.582 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 14:33:07 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.14 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.3 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.15 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.11 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.12 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.13 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.39 seconds. CPU system time: 0.55 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.78 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.78 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.65 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.65 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.41 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.64 seconds. Elapsed time: 3.26 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.235 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.276 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.295 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.47 sec.
Command       elaborate done; 4.85 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.295 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.295 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_faddfsub_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_faddfsub_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.304 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_faddfsub_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_2_fu_121 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_131} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_21_2_fu_121 svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_131 svm_Pipeline_VITIS_LOOP_21_21} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_21_2_fu_121 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_131}} grp_svm_Pipeline_VITIS_LOOP_21_2_fu_121 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_21_fu_131 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U18 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U15 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE dc LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_277_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_291_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_5_fu_359_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U18 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U15 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE dc_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_1_fu_425_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_1_fu_439_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_3_fu_507_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_208_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 12 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.304 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.71 MHz
Command       autosyn done; 2.36 sec.
Command     csynth_design done; 7.32 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.09 seconds. CPU system time: 1.39 seconds. Elapsed time: 7.32 seconds; current allocated memory: 108.418 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 14:38:02 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.4 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.49 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.55 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.13 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.11 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.12 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.15 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.36 seconds. CPU system time: 0.59 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.87 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.87 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.68 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.54 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.74 seconds. Elapsed time: 3.54 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.21 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.279 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.89 sec.
Command       elaborate done; 5.5 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_24.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_25.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_26.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_27.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_28.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_29.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_210.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_211.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_212.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_213.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_214.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_215.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_216.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_217.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_218.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_219.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_220.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_221.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_222.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_223.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_224.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_225.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_226.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_227.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_228.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_229.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_230.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_231.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.17 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.73 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.41 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.609 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.610 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.611 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.613 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_24 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.614 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_24 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_25 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_25 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_26 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_26 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_27 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_27 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_28 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.619 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_28 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_29 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.620 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_29 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_210 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.622 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_210 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_211 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_211 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_212 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.624 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_212 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_213 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.625 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_213 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_214 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.627 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_214 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_215 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_215 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_216 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.629 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_216 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_217 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.630 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_217 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_218 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_218 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_219 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.633 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_219 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_220 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_220 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_221 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_221 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_222 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.636 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_222 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_223 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.638 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_223 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_224 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.639 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_224 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_225 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.640 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_225 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_226 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.641 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.xml 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.57 sec.
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.adb 
Command         db_write done; 0.26 sec.
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_226 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_227 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.643 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_227 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_228 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.644 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_228 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_229 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.645 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_229 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_230 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.646 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_230 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_231 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_231' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.648 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_231 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.664 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.45 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.42 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_24] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_25] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_26] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_27] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_28] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_29] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_210] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_211] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_212] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_213] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_214] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_215] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_216] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_217] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_218] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_219] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_220] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_221] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_222] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_223] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_224] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_225] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_226] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_227] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_228] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_229] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_230] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_231] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_fadd_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fsub_32ns_32ns_32_5_full_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 p_hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.89 seconds; current allocated memory: 1.666 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_22 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_601 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_231 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 svm_Pipeline_VITIS_LOOP_21_22 grp_p_hls_fptosi_float_i32_fu_601 p_hls_fptosi_float_i32 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 svm_Pipeline_VITIS_LOOP_21_231} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 grp_p_hls_fptosi_float_i32_fu_601 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886}} grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_601 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_19_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_19 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_5_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_5 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_9_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_9 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_229 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_8_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_8 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_230 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_7_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_7 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_231 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_6_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_6 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_974_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 14 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.675 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.03 MHz
Command       autosyn done; 24.1 sec.
Command     csynth_design done; 29.67 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.73 seconds. CPU system time: 2 seconds. Elapsed time: 29.67 seconds; current allocated memory: 490.582 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 14:43:13 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.17 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.27 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.35 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.25 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.13 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.11 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.33 seconds. CPU system time: 0.48 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.64 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.64 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.59 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.52 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.45 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.236 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.2 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.279 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.589 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.89 sec.
Command       elaborate done; 4.88 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
Execute         ap_set_top_model svm 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute         get_model_list svm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model svm 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         preproc_iomode -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Configuring Module : svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         apply_spec_resource_limit svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Configuring Module : svm ...
Execute         set_default_model svm 
Execute         apply_spec_resource_limit svm 
INFO-FLOW: Model list for preprocess: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_2 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_21 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_22 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_23 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_24 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_25 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_26 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_27 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_28 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_29 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_210 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_211 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_212 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_213 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_214 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_215 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_216 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_217 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_218 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_219 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_220 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_221 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_222 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_223 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_224 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_225 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_226 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_227 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_228 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_229 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_230 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
INFO-FLOW: Preprocessing Module: svm_Pipeline_VITIS_LOOP_21_231 ...
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         cdfg_preprocess -model svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
INFO-FLOW: Preprocessing Module: svm ...
Execute         set_default_model svm 
Execute         cdfg_preprocess -model svm 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for synthesis: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_2.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_2 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_21.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_21 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.590 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_22.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_22 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_23.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_23 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_24.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_24 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_25.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_25 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_26.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_26 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_27.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_27 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.593 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_28.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_28 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_29.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_29 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_210.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_210 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_211.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_211 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_212.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_212 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_213.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_213 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_214.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_214 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_215.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_215 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_216.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_216 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_217.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_217 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_218.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_218 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.598 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_219.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_219 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_220.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_220 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_221.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_221 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_222.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_222 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_223.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_223 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_224.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_224 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_225.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_225 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_226.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_226 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_227.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_227 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_228.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_228 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_229.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_229 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_229 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_229.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_230.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_230 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_230 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_230.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         schedule -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.sched.adb -f 
INFO-FLOW: Finish scheduling svm_Pipeline_VITIS_LOOP_21_231.
Execute         set_default_model svm_Pipeline_VITIS_LOOP_21_231 
Execute         bind -model svm_Pipeline_VITIS_LOOP_21_231 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.bind.adb -f 
INFO-FLOW: Finish binding svm_Pipeline_VITIS_LOOP_21_231.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model svm 
Execute         schedule -model svm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.19 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.sched.adb -f 
INFO-FLOW: Finish scheduling svm.
Execute         set_default_model svm 
Execute         bind -model svm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.73 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.95 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.43 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.bind.adb -f 
INFO-FLOW: Finish binding svm.
Execute         get_model_list svm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_2 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_21 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_22 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_23 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_24 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_25 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_26 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_27 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_28 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_29 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_210 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_211 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_212 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_213 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_214 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_215 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_216 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_217 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_218 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_219 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_220 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_221 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_222 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_223 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_224 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_225 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_226 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_227 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_228 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_229 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_230 
Execute         rtl_gen_preprocess svm_Pipeline_VITIS_LOOP_21_231 
Execute         rtl_gen_preprocess svm 
INFO-FLOW: Model list for RTL generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_2 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.609 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_2 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_21 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.610 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_21 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_21 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_21 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_21 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_22 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.611 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_22 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_22_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_22 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_22 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_22 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_23 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_23 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_23_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_23 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_23 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_23 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.613 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_24 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.614 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_24 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_24_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_24 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_24 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_24 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_25 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_25 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_25_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_25 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_25 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_25 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_26 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_26 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_26_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_26 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_26 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_26 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_27 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.618 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_27 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_27_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_27 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_27 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_27 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_28 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.619 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_28 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_28_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_28 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_28 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_28 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_29 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.620 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_29 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_29_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_29 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_29 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_29 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_210 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.622 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_210 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_210_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_210 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_210 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_210 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_211 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.623 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_211 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_211_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_211 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_211 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_211 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_212 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.624 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_212 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_212_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_212 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_212 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_212 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_213 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.625 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_213 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_213_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_213 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_213 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_213 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_214 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.627 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_214 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_214_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_214 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_214 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_214 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_215 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.628 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_215 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_215_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_215 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_215 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_215 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_216 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.629 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_216 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_216_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_216 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_216 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_216 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_217 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_217 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_217_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_217 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_217 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_217 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_218 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_218 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_218_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_218 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_218 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_218 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_219 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.633 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_219 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_219_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_219 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_219 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_219 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_220 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_220 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_220_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_220 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_220 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_220 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_221 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.635 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_221 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_221_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_221 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_221 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_221 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_222 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.636 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_222 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_222_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_222 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_222 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_222 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_223 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.638 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_223 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_223_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_223 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_223 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_223 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_224 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.639 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_224 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_224_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_224 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_224 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_224 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_225 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.640 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_225 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_225_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_225 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_225 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_225 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_226 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.641 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_226 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_226_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_226 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_226 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_226 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_227 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.643 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_227 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_227_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_227 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_227 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_227 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_228 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.644 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_228 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_228 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_228_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_228 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_228 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_228 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_229 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.645 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_229 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_229 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_229_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_229 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_229 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_229 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_230 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.646 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_230 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_230 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_230_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_230 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_230 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_230 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm_Pipeline_VITIS_LOOP_21_231 -top_prefix svm_ -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_231' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.648 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         gen_rtl svm_Pipeline_VITIS_LOOP_21_231 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm_svm_Pipeline_VITIS_LOOP_21_231 
Execute         syn_report -csynth -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_Pipeline_VITIS_LOOP_21_231_csynth.xml 
Execute         syn_report -verbosereport -model svm_Pipeline_VITIS_LOOP_21_231 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.adb 
Execute         db_write -model svm_Pipeline_VITIS_LOOP_21_231 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info svm_Pipeline_VITIS_LOOP_21_231 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model svm -top_prefix  -sub_prefix svm_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [RTMG 210-279] Implementing memory 'svm_sup_vectors_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_sv_coeff_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.664 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         gen_rtl svm -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/vhdl/svm 
Execute         gen_rtl svm -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/verilog/svm 
Execute         syn_report -csynth -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/svm_csynth.xml 
Execute         syn_report -verbosereport -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.48 sec.
Execute         db_write -model svm -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.adb 
Execute         db_write -model svm -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info svm -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         syn_report -designview -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.design.xml 
Command         syn_report done; 0.42 sec.
Execute         syn_report -csynthDesign -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model svm -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.protoinst 
Execute         sc_get_clocks svm 
Execute         sc_get_portdomain svm 
INFO-FLOW: Model list for RTL component generation: svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 __hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_21] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_22] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_23] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_24] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_25] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_26] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_27] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_28] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_29] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_210] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_211] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_212] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_213] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_214] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_215] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_216] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_217] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_218] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_219] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_220] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_221] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_222] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_223] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_224] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_225] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_226] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_227] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_228] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_229] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_230] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_Pipeline_VITIS_LOOP_21_231] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
INFO-FLOW: Found component svm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component svm_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component svm_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component svm_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component svm_sup_vectors_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: Found component svm_sv_coeff_ROM_AUTO_1R.
INFO-FLOW: Append model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: Append model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: Append model svm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_flow_control_loop_pipe_sequential_init svm_fadd_32ns_32ns_32_5_full_dsp_1 svm_fmul_32ns_32ns_32_4_max_dsp_1 svm_sitofp_32ns_32_3_no_dsp_1 svm_fexp_32ns_32ns_32_8_full_dsp_1 svm_fadd_32ns_32ns_32_4_no_dsp_1 svm_fsub_32ns_32ns_32_5_full_dsp_1 svm_sup_vectors_ROM_AUTO_1R svm_sv_coeff_ROM_AUTO_1R svm_Pipeline_VITIS_LOOP_21_2 svm_Pipeline_VITIS_LOOP_21_21 svm_Pipeline_VITIS_LOOP_21_22 svm_Pipeline_VITIS_LOOP_21_23 p_hls_fptosi_float_i32 svm_Pipeline_VITIS_LOOP_21_24 svm_Pipeline_VITIS_LOOP_21_25 svm_Pipeline_VITIS_LOOP_21_26 svm_Pipeline_VITIS_LOOP_21_27 svm_Pipeline_VITIS_LOOP_21_28 svm_Pipeline_VITIS_LOOP_21_29 svm_Pipeline_VITIS_LOOP_21_210 svm_Pipeline_VITIS_LOOP_21_211 svm_Pipeline_VITIS_LOOP_21_212 svm_Pipeline_VITIS_LOOP_21_213 svm_Pipeline_VITIS_LOOP_21_214 svm_Pipeline_VITIS_LOOP_21_215 svm_Pipeline_VITIS_LOOP_21_216 svm_Pipeline_VITIS_LOOP_21_217 svm_Pipeline_VITIS_LOOP_21_218 svm_Pipeline_VITIS_LOOP_21_219 svm_Pipeline_VITIS_LOOP_21_220 svm_Pipeline_VITIS_LOOP_21_221 svm_Pipeline_VITIS_LOOP_21_222 svm_Pipeline_VITIS_LOOP_21_223 svm_Pipeline_VITIS_LOOP_21_224 svm_Pipeline_VITIS_LOOP_21_225 svm_Pipeline_VITIS_LOOP_21_226 svm_Pipeline_VITIS_LOOP_21_227 svm_Pipeline_VITIS_LOOP_21_228 svm_Pipeline_VITIS_LOOP_21_229 svm_Pipeline_VITIS_LOOP_21_230 svm_Pipeline_VITIS_LOOP_21_231 svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model svm_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model svm_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model svm_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model svm_sup_vectors_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_sv_coeff_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_228
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_229
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_230
INFO-FLOW: To file: write model svm_Pipeline_VITIS_LOOP_21_231
INFO-FLOW: To file: write model svm
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.666 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_flow_control_loop_pipe_sequential_init
svm_fadd_32ns_32ns_32_5_full_dsp_1
svm_fmul_32ns_32ns_32_4_max_dsp_1
svm_sitofp_32ns_32_3_no_dsp_1
svm_fexp_32ns_32ns_32_8_full_dsp_1
svm_fadd_32ns_32ns_32_4_no_dsp_1
svm_fsub_32ns_32ns_32_5_full_dsp_1
svm_sup_vectors_ROM_AUTO_1R
svm_sv_coeff_ROM_AUTO_1R
svm_Pipeline_VITIS_LOOP_21_2
svm_Pipeline_VITIS_LOOP_21_21
svm_Pipeline_VITIS_LOOP_21_22
svm_Pipeline_VITIS_LOOP_21_23
p_hls_fptosi_float_i32
svm_Pipeline_VITIS_LOOP_21_24
svm_Pipeline_VITIS_LOOP_21_25
svm_Pipeline_VITIS_LOOP_21_26
svm_Pipeline_VITIS_LOOP_21_27
svm_Pipeline_VITIS_LOOP_21_28
svm_Pipeline_VITIS_LOOP_21_29
svm_Pipeline_VITIS_LOOP_21_210
svm_Pipeline_VITIS_LOOP_21_211
svm_Pipeline_VITIS_LOOP_21_212
svm_Pipeline_VITIS_LOOP_21_213
svm_Pipeline_VITIS_LOOP_21_214
svm_Pipeline_VITIS_LOOP_21_215
svm_Pipeline_VITIS_LOOP_21_216
svm_Pipeline_VITIS_LOOP_21_217
svm_Pipeline_VITIS_LOOP_21_218
svm_Pipeline_VITIS_LOOP_21_219
svm_Pipeline_VITIS_LOOP_21_220
svm_Pipeline_VITIS_LOOP_21_221
svm_Pipeline_VITIS_LOOP_21_222
svm_Pipeline_VITIS_LOOP_21_223
svm_Pipeline_VITIS_LOOP_21_224
svm_Pipeline_VITIS_LOOP_21_225
svm_Pipeline_VITIS_LOOP_21_226
svm_Pipeline_VITIS_LOOP_21_227
svm_Pipeline_VITIS_LOOP_21_228
svm_Pipeline_VITIS_LOOP_21_229
svm_Pipeline_VITIS_LOOP_21_230
svm_Pipeline_VITIS_LOOP_21_231
svm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_22.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_23.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_24.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_25.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_26.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_27.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_28.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_29.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_210.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_211.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_212.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_213.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_214.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_215.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_216.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_217.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_218.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_219.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_220.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_221.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_222.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_223.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_224.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_225.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_226.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_227.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_228.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_229.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_230.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_Pipeline_VITIS_LOOP_21_231.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm.constraint.tcl 
Execute         sc_get_clocks svm 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/impl/misc/svm_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST svm MODULE2INSTS {svm svm svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_22 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_601 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_231 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886} INST2MODULE {svm svm grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 svm_Pipeline_VITIS_LOOP_21_2 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 svm_Pipeline_VITIS_LOOP_21_21 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 svm_Pipeline_VITIS_LOOP_21_22 grp_p_hls_fptosi_float_i32_fu_601 p_hls_fptosi_float_i32 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 svm_Pipeline_VITIS_LOOP_21_23 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 svm_Pipeline_VITIS_LOOP_21_24 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 svm_Pipeline_VITIS_LOOP_21_25 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 svm_Pipeline_VITIS_LOOP_21_26 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 svm_Pipeline_VITIS_LOOP_21_27 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 svm_Pipeline_VITIS_LOOP_21_28 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 svm_Pipeline_VITIS_LOOP_21_29 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 svm_Pipeline_VITIS_LOOP_21_210 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 svm_Pipeline_VITIS_LOOP_21_211 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 svm_Pipeline_VITIS_LOOP_21_212 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 svm_Pipeline_VITIS_LOOP_21_213 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 svm_Pipeline_VITIS_LOOP_21_214 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 svm_Pipeline_VITIS_LOOP_21_215 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 svm_Pipeline_VITIS_LOOP_21_216 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 svm_Pipeline_VITIS_LOOP_21_217 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 svm_Pipeline_VITIS_LOOP_21_218 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 svm_Pipeline_VITIS_LOOP_21_219 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 svm_Pipeline_VITIS_LOOP_21_220 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 svm_Pipeline_VITIS_LOOP_21_221 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 svm_Pipeline_VITIS_LOOP_21_222 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 svm_Pipeline_VITIS_LOOP_21_223 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 svm_Pipeline_VITIS_LOOP_21_224 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 svm_Pipeline_VITIS_LOOP_21_225 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 svm_Pipeline_VITIS_LOOP_21_226 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 svm_Pipeline_VITIS_LOOP_21_227 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 svm_Pipeline_VITIS_LOOP_21_228 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 svm_Pipeline_VITIS_LOOP_21_229 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 svm_Pipeline_VITIS_LOOP_21_230 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 svm_Pipeline_VITIS_LOOP_21_231} INSTDATA {svm {DEPTH 1 CHILDREN {grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 grp_p_hls_fptosi_float_i32_fu_601 grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886}} grp_svm_Pipeline_VITIS_LOOP_21_2_fu_571 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_21_fu_581 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_22_fu_591 {DEPTH 2 CHILDREN {}} grp_p_hls_fptosi_float_i32_fu_601 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_23_fu_606 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_24_fu_616 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_25_fu_626 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_26_fu_636 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_27_fu_646 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_28_fu_656 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_29_fu_666 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_210_fu_676 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_211_fu_686 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_212_fu_696 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_213_fu_706 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_214_fu_716 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_215_fu_726 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_216_fu_736 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_217_fu_746 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_218_fu_756 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_219_fu_766 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_220_fu_776 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_221_fu_786 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_222_fu_796 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_223_fu_806 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_224_fu_816 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_225_fu_826 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_226_fu_836 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_227_fu_846 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_228_fu_856 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_229_fu_866 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_230_fu_876 {DEPTH 2 CHILDREN {}} grp_svm_Pipeline_VITIS_LOOP_21_231_fu_886 {DEPTH 2 CHILDREN {}}} MODULEDATA {svm_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_19_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_19 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_5_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_5 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_4_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_18_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_17_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_16_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_15_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_14_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_13_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_12_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_11_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_10_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_9_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_9 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_229 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_8_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_8 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_230 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_7_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_7 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm_Pipeline_VITIS_LOOP_21_231 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_139_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_153_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_6_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 VARIABLE add_ln24_6 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} svm {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_1 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_2 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_3 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_4 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_5 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_7 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_8 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_9 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_s LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_10 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_11 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_12 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_13 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_14 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_15 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_16 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_17 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_19 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_20 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_22 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_23 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_24 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_25 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_26 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_27 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_28 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_29 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE p_x_assign_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U229 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE tmp_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE mul12_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:28 VARIABLE add13_30 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_974_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sup_vectors_U SOURCE {} VARIABLE sup_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sv_coeff_U SOURCE {} VARIABLE sv_coeff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 14 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.675 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
Execute         syn_report -model svm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.03 MHz
Command       autosyn done; 22.2 sec.
Command     csynth_design done; 28.26 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.57 seconds. CPU system time: 1.72 seconds. Elapsed time: 28.26 seconds; current allocated memory: 490.582 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 14:47:26 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.49 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.6 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.67 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.62 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.56 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'sup_vectors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'exp' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'sv_coeff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26:43)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.87 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 1.28 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.54 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.28 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 14.87 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 14:51:31 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.21 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.31 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.37 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.48 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'sup_vectors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'exp' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'sv_coeff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.75 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.76 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.48 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.76 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.33 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 15:10:13 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.33 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.43 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.5 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.51 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'sup_vectors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'exp' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'sv_coeff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.76 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.77 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.51 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.77 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.53 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 15:29:27 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.57 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.68 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.76 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.57 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'sup_vectors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'exp' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'sv_coeff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.9 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.9 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.51 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.9 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.91 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1 opened at Thu May 15 15:48:58 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 3.14 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.26 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 3.34 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.25 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.cpp.clang.err.log 
Command         ap_eval done; 0.37 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top svm -name=svm 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/svm_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.98 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'sup_vectors' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'exp' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'sv_coeff' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 1.43 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 1.44 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.57 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.44 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.17 sec.
Execute   cleanup_all 
