Vikas Agarwal , M. S. Hrishikesh , Stephen W. Keckler , Doug Burger, Clock rate versus IPC: the end of the road for conventional microarchitectures, Proceedings of the 27th annual international symposium on Computer architecture, p.248-259, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339691]
David H. Albonesi, Dynamic IPC/clock rate optimization, Proceedings of the 25th annual international symposium on Computer architecture, p.282-292, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279397]
R. Iris Bahar , Srilatha Manne, Power and energy reduction via pipeline balancing, Proceedings of the 28th annual international symposium on Computer architecture, p.218-229, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379265]
Yu Bai , R. Iris Bahar, A Dynamically Reconfigurable Mixed In-Order/Out-of-Order Issue Queue for Power-Aware Microprocessors, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.139, February 20-21, 2003
Biro, L. 2003. Private communication.
Brooks, D. 2003. Private communication.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. and Austin, T. 1999. The simplescalar tool set, Version 3.0. Tech. rep., University of Wisconsin, Madison.
Buyuktosunoglu, A., Schuster, S., Brooks, D., Bose, P., Cook, P., and Albonesi, D. 2000. An adaptive issue queue for reduced power at high performance. In Workshop on Power-Aware Computer Systems. Springer, Cambridge, MA.
Ramon Canal , Antonio González, Reducing the complexity of the issue logic, Proceedings of the 15th international conference on Supercomputing, p.312-320, June 2001, Sorrento, Italy[doi>10.1145/377792.377854]
Daniele Folegnani , Antonio González, Energy-effective issue logic, Proceedings of the 28th annual international symposium on Computer architecture, p.230-239, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379266]
Ghiasi, S., Casmira, J., and Grunwald, D. 2000. Using IPC variation in workloads with externally specified rates to reduce power consumption. In Workshop on Complexity-Effective Design. ACM/IEEE, Vancouver, British Columbia, Canada.
John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000[doi>10.1109/2.869367]
Alvin R. Lebeck , Jinson Koppanalil , Tong Li , Jaidev Patwardhan , Eric Rotenberg, A large, fast instruction window for tolerating cache misses, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279377]
Maro, R., Bai, Y., and Bahar, R. I. 2000. Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors. In Workshop on Power-Aware Computer Systems. Springer, Cambridge, MA.
Pierre Michaud , André Seznec, Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.27, January 20-24, 2001
Tali Moreshet , R. Iris Bahar, Power-aware issue queue design for speculative instructions, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775991]
Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264201]
Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Ruchira Sasanka , Christopher J. Hughes , Sarita V. Adve, Joint local and global hardware adaptations for energy, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605413]
John S. Seng , Eric S. Tune , Dean M. Tullsen, Reducing power with dynamic critical path information, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Jared Stark , Mary D. Brown , Yale N. Patt, On pipelining dynamic instruction scheduling logic, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.57-66, December 2000, Monterey, California, USA[doi>10.1145/360128.360136]
David W. Wall, Limits of instruction-level parallelism, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.176-188, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106991]
Weiser, M., Welch, B., Demers, A. J., and Shenker, S. 1994. Scheduling for reduced CPU energy. In Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation. ACM, Monterey, CA.
Wilcox, K. and Manne, S. 1999. Alpha processors: A history of power issues and a look to the future. In Proceedings of the Cool-Chips Tutorial. ACM/IEEE, Haifa, Israel. Held in conjunction with the International Symposium on Microarchitecture.
