digraph "CFG for '_Z19reduceSmemUnrollDynPiS_j' function" {
	label="CFG for '_Z19reduceSmemUnrollDynPiS_j' function";

	Node0x57a9240 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 2\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = mul nuw nsw i32 %10, 3\l  %15 = add i32 %13, %14\l  %16 = icmp ult i32 %15, %2\l  br i1 %16, label %17, label %36\l|{<s0>T|<s1>F}}"];
	Node0x57a9240:s0 -> Node0x57a9fd0;
	Node0x57a9240:s1 -> Node0x57aab90;
	Node0x57a9fd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%17:\l17:                                               \l  %18 = zext i32 %13 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %21 = add i32 %13, %10\l  %22 = zext i32 %21 to i64\l  %23 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %22\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %25 = shl nuw nsw i32 %10, 1\l  %26 = add i32 %13, %25\l  %27 = zext i32 %26 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %27\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %30 = zext i32 %15 to i64\l  %31 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %30\l  %32 = load i32, i32 addrspace(1)* %31, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %33 = add nsw i32 %24, %20\l  %34 = add nsw i32 %33, %29\l  %35 = add nsw i32 %34, %32\l  br label %36\l}"];
	Node0x57a9fd0 -> Node0x57aab90;
	Node0x57aab90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  %37 = phi i32 [ %35, %17 ], [ 0, %3 ]\l  %38 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %4\l  store i32 %37, i32 addrspace(3)* %38, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %39 = icmp ugt i16 %9, 1023\l  %40 = icmp ult i32 %4, 512\l  %41 = select i1 %39, i1 %40, i1 false\l  br i1 %41, label %42, label %48\l|{<s0>T|<s1>F}}"];
	Node0x57aab90:s0 -> Node0x57ad600;
	Node0x57aab90:s1 -> Node0x57ad690;
	Node0x57ad600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%42:\l42:                                               \l  %43 = add nuw nsw i32 %4, 512\l  %44 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %43\l  %45 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !7\l  %46 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !7\l  %47 = add nsw i32 %46, %45\l  store i32 %47, i32 addrspace(3)* %38, align 4, !tbaa !7\l  br label %48\l}"];
	Node0x57ad600 -> Node0x57ad690;
	Node0x57ad690 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %49 = icmp ugt i16 %9, 511\l  %50 = icmp ult i32 %4, 256\l  %51 = select i1 %49, i1 %50, i1 false\l  br i1 %51, label %52, label %58\l|{<s0>T|<s1>F}}"];
	Node0x57ad690:s0 -> Node0x57adf00;
	Node0x57ad690:s1 -> Node0x57adf50;
	Node0x57adf00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%52:\l52:                                               \l  %53 = add nuw nsw i32 %4, 256\l  %54 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %53\l  %55 = load i32, i32 addrspace(3)* %54, align 4, !tbaa !7\l  %56 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !7\l  %57 = add nsw i32 %56, %55\l  store i32 %57, i32 addrspace(3)* %38, align 4, !tbaa !7\l  br label %58\l}"];
	Node0x57adf00 -> Node0x57adf50;
	Node0x57adf50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %59 = icmp ugt i16 %9, 255\l  %60 = icmp ult i32 %4, 128\l  %61 = select i1 %59, i1 %60, i1 false\l  br i1 %61, label %62, label %68\l|{<s0>T|<s1>F}}"];
	Node0x57adf50:s0 -> Node0x57ae7f0;
	Node0x57adf50:s1 -> Node0x57ae840;
	Node0x57ae7f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%62:\l62:                                               \l  %63 = add nuw nsw i32 %4, 128\l  %64 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %63\l  %65 = load i32, i32 addrspace(3)* %64, align 4, !tbaa !7\l  %66 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !7\l  %67 = add nsw i32 %66, %65\l  store i32 %67, i32 addrspace(3)* %38, align 4, !tbaa !7\l  br label %68\l}"];
	Node0x57ae7f0 -> Node0x57ae840;
	Node0x57ae840 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%68:\l68:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %69 = icmp ugt i16 %9, 127\l  %70 = icmp ult i32 %4, 64\l  %71 = select i1 %69, i1 %70, i1 false\l  br i1 %71, label %72, label %78\l|{<s0>T|<s1>F}}"];
	Node0x57ae840:s0 -> Node0x57af280;
	Node0x57ae840:s1 -> Node0x57af2d0;
	Node0x57af280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%72:\l72:                                               \l  %73 = add nuw nsw i32 %4, 64\l  %74 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %73\l  %75 = load i32, i32 addrspace(3)* %74, align 4, !tbaa !7\l  %76 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !7\l  %77 = add nsw i32 %76, %75\l  store i32 %77, i32 addrspace(3)* %38, align 4, !tbaa !7\l  br label %78\l}"];
	Node0x57af280 -> Node0x57af2d0;
	Node0x57af2d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%78:\l78:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %79 = icmp ult i32 %4, 32\l  br i1 %79, label %80, label %118\l|{<s0>T|<s1>F}}"];
	Node0x57af2d0:s0 -> Node0x57afa00;
	Node0x57af2d0:s1 -> Node0x57afa50;
	Node0x57afa00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%80:\l80:                                               \l  %81 = add nuw nsw i32 %4, 32\l  %82 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %81\l  %83 = addrspacecast i32 addrspace(3)* %82 to i32*\l  %84 = load volatile i32, i32* %83, align 4, !tbaa !7\l  %85 = addrspacecast i32 addrspace(3)* %38 to i32*\l  %86 = load volatile i32, i32* %85, align 4, !tbaa !7\l  %87 = add nsw i32 %86, %84\l  store volatile i32 %87, i32* %85, align 4, !tbaa !7\l  %88 = add nuw nsw i32 %4, 16\l  %89 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %88\l  %90 = addrspacecast i32 addrspace(3)* %89 to i32*\l  %91 = load volatile i32, i32* %90, align 4, !tbaa !7\l  %92 = load volatile i32, i32* %85, align 4, !tbaa !7\l  %93 = add nsw i32 %92, %91\l  store volatile i32 %93, i32* %85, align 4, !tbaa !7\l  %94 = add nuw nsw i32 %4, 8\l  %95 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %94\l  %96 = addrspacecast i32 addrspace(3)* %95 to i32*\l  %97 = load volatile i32, i32* %96, align 4, !tbaa !7\l  %98 = load volatile i32, i32* %85, align 4, !tbaa !7\l  %99 = add nsw i32 %98, %97\l  store volatile i32 %99, i32* %85, align 4, !tbaa !7\l  %100 = add nuw nsw i32 %4, 4\l  %101 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %100\l  %102 = addrspacecast i32 addrspace(3)* %101 to i32*\l  %103 = load volatile i32, i32* %102, align 4, !tbaa !7\l  %104 = load volatile i32, i32* %85, align 4, !tbaa !7\l  %105 = add nsw i32 %104, %103\l  store volatile i32 %105, i32* %85, align 4, !tbaa !7\l  %106 = add nuw nsw i32 %4, 2\l  %107 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %106\l  %108 = addrspacecast i32 addrspace(3)* %107 to i32*\l  %109 = load volatile i32, i32* %108, align 4, !tbaa !7\l  %110 = load volatile i32, i32* %85, align 4, !tbaa !7\l  %111 = add nsw i32 %110, %109\l  store volatile i32 %111, i32* %85, align 4, !tbaa !7\l  %112 = add nuw nsw i32 %4, 1\l  %113 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @smem, i32\l... 0, i32 %112\l  %114 = addrspacecast i32 addrspace(3)* %113 to i32*\l  %115 = load volatile i32, i32* %114, align 4, !tbaa !7\l  %116 = load volatile i32, i32* %85, align 4, !tbaa !7\l  %117 = add nsw i32 %116, %115\l  store volatile i32 %117, i32* %85, align 4, !tbaa !7\l  br label %118\l}"];
	Node0x57afa00 -> Node0x57afa50;
	Node0x57afa50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%118:\l118:                                              \l  %119 = icmp eq i32 %4, 0\l  br i1 %119, label %120, label %124\l|{<s0>T|<s1>F}}"];
	Node0x57afa50:s0 -> Node0x57b1400;
	Node0x57afa50:s1 -> Node0x57b1450;
	Node0x57b1400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%120:\l120:                                              \l  %121 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @smem, i32 0, i32 0), align 4, !tbaa !7\l  %122 = zext i32 %5 to i64\l  %123 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %122\l  store i32 %121, i32 addrspace(1)* %123, align 4, !tbaa !7\l  br label %124\l}"];
	Node0x57b1400 -> Node0x57b1450;
	Node0x57b1450 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%124:\l124:                                              \l  ret void\l}"];
}
