<?xml version="1.0" encoding="UTF-8"?>
<reg_doc xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="../../../../../methodologies/rda/xsds/reg_doc.xsd" >
<!--**************** DO NOT EDIT THIS FILE ****************
It is a temporary file created by the publish script
and used only for generating the PDFs.
It may be deleted after PDF generation.
*******************************************************-->
<iso_data display="yes">
  <title>2 to 1 APB Bridge for the Synopsys DDR4 PHY MTSB</title>
  <abstract>
    <paragraph>This document contains the register descriptions for version
      A of the Synopsys PHY MTSB. The information in this
      document is proprietary and confidential.</paragraph>
  </abstract>
  <device_status status="Preliminary"/>
  <dcp_phase phase="Design_Specification"/>
  <document_id/>
  <doc_status status="Draft"/>
  <file_name>pm20_82_510_apb_bridge.xml</file_name>
  <doc_issue>1</doc_issue>
  <filing_path>DMS_Root \ Projects \ MTSB \ PM5 \ PM55_82_50 (DIGI120_S16_TXRXCSU_SLICE) \ Documents</filing_path>
  <issue_date>2011-08-13</issue_date>
  <files_included>
    <inclusion>N/A</inclusion>
  </files_included>
  <keywords>
    <keyword>RDA</keyword>
    <keyword>Register Data Automation System</keyword>
    <keyword>Register Description</keyword>
  </keywords>
  <approvedby>
    <approvedrow>
      <person>TBD</person>
      <jtitle>TBD</jtitle>
      <division>TBD</division>
      <date>TBD</date>
    </approvedrow>
  </approvedby>
  <reviewedby>
    <reviewedrow>
      <person>First Last</person>
      <jtitle>Title</jtitle>
      <division>DIV</division>
      <date>TBD</date>
    </reviewedrow>
  </reviewedby>
  <preparedby>
    <preparedrow>
      <person/>
      <jtitle/>
      <division/>
      <date/>
    </preparedrow>
  </preparedby>
  <revhistory>
    <revrow>
      <rissue_no>1</rissue_no>
      <date>TBD</date>
      <ecn>N/A</ecn>
      <originator>TBD</originator>
      <details_of_change>
        <paragraph>Created document.</paragraph>
      </details_of_change>
    </revrow>
  </revhistory>
</iso_data>
<introduction>
  <paragraph>Normal mode registers are used to configure and monitor the
    operation of the device.</paragraph>
  <notes>
    <note>Writing values into unused register bits has no effect. However,
      to ensure software compatibility with future, feature-enhanced versions
      of the product, unused register bits must be written with logic 0.
      Reading back unused bits can produce either a logic 1 or a logic 0;
      hence, unused register bits should be masked off by software when
      read.</note>
    <note>All configuration bits that can be written into can also be read
      back. This allows the processor controlling the device to determine the
      programming state.</note>
    <note>Writeable register bits are cleared to logic 0 upon reset unless
      otherwise noted.</note>
    <note>Writing into read-only normal mode register bit locations does not
      affect device operation unless otherwise noted.</note>
    <note>Certain register bits are reserved. To ensure that the device
      operates as intended, reserved register bits must only be written with
      their default values unless otherwise noted.</note>
    <note>There are several types of register bits throughout the device.
      The R/W register bits are readable and writeable by the microprocessor.
      The R register bits are read-only and may only be read by the
      microprocessor.</note>
    <note>For all register accesses, CSB must be logic 0.</note>
  </notes>
</introduction>
<block>
  <revision_control>
    <rda_version>3.1</rda_version>
    <synchronicity>
      <locker>$Locker: $</locker>
      <source>$Source: /syncinc/data/ic-sync-2019/server_vault/Projects/dd/cad_dd_00733/templates/pm1234_map_a1.xml.rca $</source>
      <xml_version>$Revision: 1.2 $</xml_version>
      <!-- $EndKeys$ -->
    </synchronicity>
  </revision_control>
  <block_info>
    <block_part_number>PM20_82_510</block_part_number>
    <block_mnemonic>PM20_82_510_BRIDGE</block_mnemonic>
    <block_name>Synopsys PHY 2 to 1 bridge register file</block_name>
    <block_base_address>0x0000</block_base_address>
    <block_instance>0</block_instance>
    <block_uri>file:pm20_82_510_apb_bridge.xml</block_uri>
    <bus_data_width addressing_method="byte">32</bus_data_width>
    <bus_addr_width>32</bus_addr_width>
  </block_info>
  <block>
    <revision_control>
      <rda_version>3.1</rda_version>
    </revision_control>
    <block_info type="direct">
      <block_part_number>PM20_82_510</block_part_number>
      <block_mnemonic>SNPS_PHY</block_mnemonic>
      <block_name>SNPS_PHY</block_name>
      <!--Do not edit block_base_address. This value is not used at the TSB level.-->
      <block_base_address>0x000</block_base_address>
      <!--Do not edit block_instance. This value is not used at the TSB level.-->
      <block_instance>0</block_instance>
      <block_uri>file:../docs/rda/snps_phy_reg.xml</block_uri>
      <!--Set the addressing_method attribute to "byte" for byte-aligned addresses. Set to "sequential" for word-aligned addresses.-->
      <bus_data_width addressing_method="byte">32</bus_data_width>
      <bus_addr_width>32</bus_addr_width>
    </block_info>
    <registers>
      <register status="show">
        <reg_address>0x0</reg_address>
        <reg_name publish_address="0x0" publish_instance="SNPS_PHY">RIDR</reg_name>
        <reg_mnemonic>RIDR</reg_mnemonic>
        <reg_description>
          <paragraph>The Revision Identification Register returns the revision number of the PHY, the PHY and other user-defined number. The PHY revision number consists of three digits and is normally written in the form [PHYMJR].[PHYMDR][PHYMNR].The PHY revision number consists of three digits and is normally written in the form [PHYMJR].[PHYMDR][PHYMNR]. The User-Defined Revision Identification (UDRID) field is for general purpose use as defined by the user with the `DWC_UDRID Verilog macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>UDRID</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>General purpose revision identification set by the user.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PHYID</bit_name>
            <bit_default>0010 0101 0000</bit_default>
            <bit_description>
              <paragraph>PHY Revision. PHYID[11:8] indicates major revision of the PHY such addition of the features that make the new version not compatible with previous versions Indicates minor update of the PHY such as bug fixes. Normally no new features are included. PHYID[7:4] indicates moderate revision of the PHY such as addition of new features. Normally the new version is still compatible with previous versions. PHYID[3:0] Indicates major revision of the PHY such addition of the features that make the new version not compatible with previous versions.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PUBID</bit_name>
            <bit_default>0011 0000 0000</bit_default>
            <bit_description>
              <paragraph>PUB Revision. PUBID[11:8] indicates major revision of the PHY such addition of the features that make the new version not compatible with previous versions Indicates minor update of the PHY such as bug fixes. Normally no new features are included. PUBID[7:4] indicates moderate revision of the PHY such as addition of new features. Normally the new version is still compatible with previous versions. PUBID[3:0] Indicates major revision of the PHY such addition of the features that make the new version not compatible with previous versions.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4</reg_address>
        <reg_name publish_address="0x4" publish_instance="SNPS_PHY">PIR</reg_name>
        <reg_mnemonic>PIR</reg_mnemonic>
        <reg_description>
          <paragraph>The PHY Initialization Register is used to configure and control the initialization of the PHY. This includes the triggering of certain initialization routines, as well as the reset of the PHY and/or the PLLs used in the PHY. Any PIR register bit that is used to trigger an initialization routine (bits 0 to 15) is self clearing and will be set to 0 once the initialization is done. Any configuration register write that sets the PIR[INIT] register bit will trigger initialization as selected by the other PIR register bits. The completion status of this initialization can be checked by polling the PHY General Status Register 0 (PGSR0). Note that PGSR0[IDONE] is not cleared immediately after PIR[INIT] is set, and therefore software must wait a minimum of 10 configuration clock cycles from when PIR[INIT] is set to when it starts polling for PGSR0[IDONE].</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZCALBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Bypass. Bypasses or stops, if set, impedance calibration of all ZQ control blocks that automatically triggers after reset. Impedance calibration may be triggered manually using INIT and ZCAL bits of the PIR and ZCAL registers. - The impedance calibration is stopped immediately. However, DFI control/PHY update requests continue to be processed. ZCTRL override does not work in this mode. - This bit is self clearing if PIR.INIT INIT is also set when this bit was set. Otherwise it does not self clear if PIR.INIT was set to 0 when this bit was set.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DCALPSE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Digital Delay Line (DDL) Calibration Pause. Pauses or halts, if set, DDL calibration. Clearing this bit will restart DDL calibrations. DDL calibration may be triggered manually using INIT and DCAL bits of the PIR register. This bit is self clearing if PIR.INIT INIT is also set when this bit was set. Otherwise it does not self clear if PIR.INIT was set to 0 when this bit was set. Note: This bit should be set to 0 during DFI low power operation.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_28_20</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDIMMINIT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RDIMM Initialization. Executes the RDIMM buffer chip initialization before executing DRAM initialization. The RDIMM buffer chip initialization is run after the DRAM is reset and CKE have been driven high by the DRAM initialization sequence</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CTLDINIT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Controller DRAM Initialization. Indicates if set that DRAM initialization will be performed by the controller. Otherwise if not set it indicates that DRAM initialization will be performed using the built-in initialization sequence or using software through the configuration port.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>VREF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>VREF Training. Execute a PUB training routine for DRAM and HOST DQ IO VREF values to enhance the write and read data eye position.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SRD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Training. Executes a PUB training routine to compute the static read delay.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WREYE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Data Eye Training. Executes a PUB training routine to maximize the write data eye.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDEYE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Data Eye Training. Executes a PUB training routine to maximize the read data eye.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WRDSKW</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Data Bit Deskew. Executes a PUB training routine to deskew the DQ bits during write.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDDSKW</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Data Bit Deskew. Executes a PUB training routine to deskew the DQ bits during read.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLADJ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment. Executes a PUB training routine that re-adjusts the write latency used during write in case the write leveling routine changed the expected latency. Note: DDR4 and DDR3 only.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>QSGATE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gate Training. Executes a PUB training routine to determine the optimum position of the read data DQS strobe for maximum system timing margins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling. Executes a PUB write leveling routine. Note: DDR3, DDR4, and LPDDR3 only.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DRAMINIT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DRAM Initialization. Executes the DRAM initialization sequence.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DRAMRST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DRAM Reset. Issues a reset to the DRAM (by driving the DRAM reset pin low) and wait 200us. This can be triggered in isolation or with the full DRAM initialization (DRAMINIT). For the later case, the reset is issued and 200us is waited before starting the full initialization sequence. Note: DDR4 and DDR3 only</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PHYRST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PHY Reset. Resets the AC and DATX8 modules by asserting the AC/DATX reset pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Digital Delay Line (DDL) Calibration. Performs PHY delay line calibration. If maintaining valid DRAM data and state through this calibration is required, then the DRAM should be put into self refresh before setting this bit to trigger the calibration; the use must also remove DRAM from self refresh after the calibration is completed before accessing the DRAM.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLINIT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Initialization. Executes the PLL initialization sequence which includes correct driving of PLL power-down, reset and gear shift pins, and then waiting for the PHY PLLs to lock.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_3</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CA</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CA Training. Performs PHY LPDDR3 CA training. When set the LPDDR3 CA training will be performed after with PHY initialization (PLL initialization + DDL calibration + PHY reset).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration. Executes impedance calibration</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>INIT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Initialization Trigger. A write of 1'b1 to this bit triggers the DDR system initialization, including PHY initialization, DRAM initialization, and PHY training. The exact initialization steps to be executed are specified in bits 1 to 15 of this register. A bit setting of 1 means the step will be executed as part of the initialization sequence, while a setting of 1'b0 means the step will be bypassed. The initialization trigger bit is self-clearing. It is recommended that this bit be set 1'b1 in a separate config write step after other bits in this register have been programmed to avoid any race condition. The PGSR0.IDONE status bit indicates when the initialization steps are complete. Wait at least 32 ctl_clk cycles after PGSR0.IDONE is observed to be 1'b1 before starting or resuming traffic to DRAM. Caution: This bit should be set to 1'b1 to trigger the DDR system initialization only when the DDR/DFI interfaces are idle and DFI update interface is disabled in Controller as well as in PHY (DSGCR.PUREN=0).</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8</reg_address>
        <reg_name publish_address="0x8" publish_instance="SNPS_PHY">CGCR</reg_name>
        <reg_mnemonic>CGCR</reg_mnemonic>
        <reg_description>
          <paragraph>The Clock Gating Configuration Register shows the bits of the CGCR register that will be used to control the clock gating of the PUB RTL blocks. The clock gating can be controlled from these registers or from the signals at the PHY_top.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_8</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFIICGEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>DFI ICG Enable. Enables, if set, the clocks going into the DFI block.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SCHICGEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Scheduler ICG Enable. Enables, if set, the clocks going into the command scheduler block.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DCUICGEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>DCU ICG Enable. Enables, if set, the clocks going into the DRAM Command Unit block.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BISTICGEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>BIST ICG Enable. Enables, if set, the clocks going into the BIST block.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRAINICGEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Training ICG Enable. Enables, if set, the clocks going into the training block.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>INITCGEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Initialization ICG Enable. Enables, if set, the clocks going into the initialization block.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CFGICGEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Configuration Registers ICG Enable. Enables, if set, the clocks going into the configuration registers block.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GICGEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Global ICG Enable. Enables, if set, the clocks going to all blocks of the PUB. If this bit is not set, then the clocks to all PUB logic are disabled. To enable clocks to only specific PUB blocks, this bit must be set and the corresponding ICG enable bit for the specific blocks must also be set.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xC</reg_address>
        <reg_name publish_address="0xC" publish_instance="SNPS_PHY">CGCR1</reg_name>
        <reg_mnemonic>CGCR1</reg_mnemonic>
        <reg_description>
          <paragraph>The Clock Gating Configuration Register 1 shows the bits of the CGCR1 register that will be used to control the clock gating of the AC and DX PHY clocks. The clock gating can be controlled from these registers or from the signals at the PHY_top.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEDXRDCLK</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for DX ctl_rd_clk. Enables, when set, clock gating for power saving. Each byte is controlled individually. GATEDXRDCLK[0] controls byte 0, GATEDXRDCLK[1] controls byte 1 and so on. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEDXDDRCLK</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for DX ddr_clk. Enables, when set, clock gating for power saving. Each byte is controlled individually. GATEDXDDRCLK[0] controls byte 0, GATEDXDDRCLK[1] controls byte 1 and so on. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEDXCTLCLK</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for DX ctl_clk. Enables, when set, clock gating for power saving. Each byte is controlled individually. GATEDXCTLCLK[0] controls byte 0, GATEDXCTLCLK[1] controls byte 1 and so on. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEACRDCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for AC ctl_rd_clk. Enables, when set, clock gating for power saving. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEACDDRCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for AC ddr_clk. Enables, when set, clock gating for power saving. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEACCTLCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for AC ctl_clk. Enables, when set, clock gating for power saving. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x10</reg_address>
        <reg_name publish_address="0x10" publish_instance="SNPS_PHY">PGCR0</reg_name>
        <reg_mnemonic>PGCR0</reg_mnemonic>
        <reg_description>
          <paragraph>These registers are used for miscellaneous PHY configurations such as enabling VT drift compensation and setting up write-leveling and used to configure the DDL calibration algorithm. A starting point can be specified as well as a choice between linear or binary search algorithms.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ADCP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Address Copy. Enables, if set, the use of {RAS#,BA[2:0] and A[15:10]} as second copy of A[9:0]. Note: This feature is valid only when design is in LPDDR3 mode and these pins exist in the design.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30:29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4OSCWDDL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Selects which of the two write data (WDQ) LCDLs for the second x4 nibble is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: - 2'b00 = No WDQ LCDL is active - 2'b01 = DDR WDQ LCDL is active - 2'b10 = CTL WDQ LCDL is active - 2'b11 = Both LCDLs are active</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28:27</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4OSCWDL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Selects which of the two write leveling LCDLs for the second x4 nibble is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: - 2'b00 = No WL LCDL is active - 2'b01 = DDR WL LCDL is active - 2'b10 = CTL WL LCDL is active - 2'b11 = Both LCDLs are active</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PHYFRST</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>PHY FIFO Reset. A write of 1'b0 to this field resets the AC and DATX FIFOs without resetting PUB RTL logic. Note: This bit is not self-clearing and a 1'b1 must be written to de-assert the reset.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>OSCACDL</bit_name>
            <bit_default>11 </bit_default>
            <bit_description>
              <paragraph>Oscillator Mode Address/Command Delay Line Select. Selects which of the two address/command LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: - 2'b00 = No AC LCDL is active - 2'b01 = DDR AC LCDL is active - 2'b10 = CTL AC LCDL is active - 2'b11 = Both LCDLs are active</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>OSCWDDL</bit_name>
            <bit_default>11 </bit_default>
            <bit_description>
              <paragraph>Oscillator Mode Write-Data Delay Line Select: Selects which of the two write data (WDQ) LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: - 2'b00 = No WDQ LCDL is active - 2'b01 = DDR WDQ LCDL is active - 2'b10 = CTL WDQ LCDL is active - 2'b11 = Both LCDLs are active</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_21</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20:19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>OSCWDL</bit_name>
            <bit_default>11 </bit_default>
            <bit_description>
              <paragraph>Selects which of the two write leveling LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: - 2'b00 = No WL LCDL is active - 2'b01 = DDR WL LCDL is active - 2'b10 = CTL WL LCDL is active - 2'b11 = Both LCDLs are active</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18:14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTOSEL</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Digital Test Output Select. Selects the PHY digital test output that should be driven onto PHY_top digital test output (dto) pin. Note: For DTO settings of 5'b00000 to 5'b01111, PGCR1.DTOMODE selects whether the digital test output is coming from the PLL or the PHY (AC/DATX) macro. Valid values are: - 5'b00000 = DATX 0 PLL/PHY macro digital test output - 5'b00001 = DATX 1 PLL/PHY macro digital test output - 5'b00010 = DATX 2 PLL/PHY macro digital test output - 5'b00011 = DATX 3 PLL/PHY macro digital test output - 5'b00100 = DATX 4 PLL/PHY macro digital test output - 5'b00101 = DATX 5 PLL/PHY macro digital test output - 5'b00110 = DATX 6 PLL/PHY macro digital test output - 5'b00111 = DATX 7 PLL/PHY macro digital test output - 5'b01000 = DATX 8 PLL/PHY macro digital test output - 5'b01001 = AC PLL/PHY macro digital test output - 5'b01010 - 5'b01111 = RESERVED - 5'b10000 = DATX 0 delay line digital test output - 5'b10001 = DATX 1 delay line digital test output - 5'b10010 = DATX 2 delay line digital test output - 5'b10011 = DATX 3 delay line digital test output - 5'b10100 = DATX 4 delay line digital test output - 5'b10101 = DATX 5 delay line digital test output - 5'b10110 = DATX 6 delay line digital test output - 5'b10111 = DATX 7 delay line digital test output - 5'b11000 = DATX 8 delay line digital test output - 5'b11001 = AC delay line digital test output - 5'b11010 - 5'b11111 = RESERVED</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACWLPON</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Address/Command Write leveling Pipeline Always On. Indicates if set that the write leveling pipeline in the address/command path in the PUB that is used for the support of WL-1 should always be on. Default is for the PUB to automatically detect if some bytes have WL-1 and only then insert the pipeline stage. This is for latency optimization in the command path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>OSCDIV</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>Oscillator Mode Division. Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto. Valid values are: - 4'b0000 = Divide by 1 - 4'b0001 = Divide by 4 - 4'b0010 = Divide by 8 - 4'b0011 = Divide by 16 - 4'b0100 = Divide by 32 - 4'b0101 = Divide by 64 - 4'b0110 = Divide by 128 - 4'b0111 = Divide by 256 - 4'b1000 = Divide by 512 - 4'b1001 = Divide by 1024 - 4'b1010 = Divide by 2048 - 4'b1011 = Divide by 4096 - 4'b1100 = Divide by 8192 - 4'b1101 = Divide by 16384 - 4'b1110 = Divide by 32768 - 4'b1111 = Divide by 65536</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>OSCEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Oscillator Enable. Enables, if set, the delay line oscillation.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DLTST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Delay Line Test Start. A write of 1'b1 to this field will trigger delay line oscillator mode period measurement. Note: This field is not self clearing and needs to be reset to 1'b0 before the measurement can be re-retriggered.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DLTMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Delay Line Test Mode. Selects, if set, the delay line oscillator test mode. Setting this bit also clears all delay line register values. For DL oscillator testing, first set this bit, then apply desired non-zero LCDL and BDL register programmings.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CLRTSTAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Clear Training Status Registers. A write of 1'b1 to this field will reset the error and done status bits for all training blocks (CA training, QS gate training, WL training, WLA training, read bit deskew, read eye centering, write bit deskew, write eye centering). Note: This field is self clearing.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CLRPERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Clear Parity Error. A write of 1'b1 to this field will clear the PGSR1[31] PARERR. Note: This field is self clearing.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>INITFSMBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Initialization Bypass. Forces, if set, the Initialization FSMs to the DONE state. To be used for debug purposes only. Note: This field is not self-clearing so it must be cleared before triggering any operation in the PIR register.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLFSMBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL FSM Bypass. Forces, if set, the PLL FSM to the DONE state. To be used for debug purposes only. Note: This field is not self-clearing so it must be cleared before triggering any operation in the PIR register.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CLRZCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Clear Impedance Calibration. A write of 1'b1 to this field will reset the impedance calibration FSM and clear the ZQnSR error/done status bits ZQnSR[9:0]. Note: This field is self clearing.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ICPC</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Initialization Complete Pin Configuration. Specifies how the DFI initialization complete output pin (dfi_init_complete) should be used to indicate the status of initialization. Valid value are: - 1'b0 = Asserted after PHY initialization (PLL locking and impedance calibration) is complete. - 1'b1 = Asserted after PHY initialization is complete and the triggered the PUB initialization (DRAM initialization, data training, or initialization trigger with no selected initialization) is complete.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x14</reg_address>
        <reg_name publish_address="0x14" publish_instance="SNPS_PHY">PGCR1</reg_name>
        <reg_mnemonic>PGCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LBMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Loopback Mode. Indicates, if set, that the PHY/PUB is in loopback mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30:29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LBGDQS</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Loopback DQS Gating. Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode. Valid values are: - 2''b00 = DQS gate is always on - 2''b01 = DQS gate training will be triggered on the PUB - 2''b10 = DQS gate is set manually using software - 2''b11 = RESERVED</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LBDQSS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Loopback DQS Shift. Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye. Valid values are: - 1'b0 = PUB sets the read DQS LCDL to 0 (internally). DQS is already shifted 90 degrees by write path. - 1'b1 = The read DQS shift is set manually through software.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>IOLB</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Selects where inside the I/O the loop-back of signals happens. Valid values are: - 1'b0 = Loopback is after output buffer; output enable must be asserted. - 1'b1 = Loopback is before output buffer; output enable is don't care.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DLYLDTM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Delay Load Timing. Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays. Valid values are: - 1'b0 = Assert the delay load signal on the first DDR clock cycle that has no activity (e.g. the first clock when the DQS gate signal is inactive). - 1'b1 = Assert the delay load signal one clock later than the first DDR clock cycle that has no activity (e.g. one clock later than the first clock when the DQS gate signal is inactive).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PHYHRST</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>A write of 1'b0 to this field resets the AC and DATX macros without resetting PUB RTL logic. Note: This field is not self-clearing and a 1'b1 must be written to de-assert the reset.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACVLDTRN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC Loopback Valid Train. Indicates, if set, that AC loopback valid should be trained by the PUB before starting the AC loop-back BIST.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACVLDDLY</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>AC Loopback Valid Delay. Specifies the delay that should be applied to the AC loopback valid signal when in AC static read response.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LRDIMMST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>LRDIMM Software Training. When set, software for DB is enabled.Note: valid only when DWC_DDR_LRDIMM_EN is enabled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PRCFG_EN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Per Rank/RCD Configuration Enable. Specifies if set that Mode Register settings for supported field are per physical rank. Initialization will write rank specific setting s to appropriate mode registers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UPDMSTRC0</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DFI Update Master Channel 0. Program to 1'b1 to have channel 0 act as master to drive both channels DFI Update functions simultaneously. Note: Only valid when Dual Channel Configuration (PGCR1.DUALCHN) is enabled.Valid values are: - 1'b0 = Each channel operates independently - 1'b1 = dfi_phyupd_req and dfi_ctrlupd_ack will toggle on channel-0 only (i.e. bits dfi_phyupd_req[0] and dfi_ctrlupd_ack[0] will toggle as required) and dfi_phyupd_ack and dfi_ctrlupd_req will be sampled from channel-0 (i.e. bits dfi_phyupd_ack[0] and dfi_ctrlupd_req[0] will be sampled as required). Activity on channel-1 can be ignored for these signals.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LPMSTRC0</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Program to 1'b1 to have channel 0 act as master to drive channel 1 low-power functions simultaneously. Note: Only valid when Dual Channel Configuration (PGCR1.DUALCHN) is enabled.Valid values are: - 1'b0 = Each channel operates independently. - 1'b1 = dfi_lp_ack will be asserted on channel-0 and dfi_lp_req will be sampled from channel-0. Activity on channel-1 can be ignored for these signals.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACPDDC</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Program to 1'b1 to power-down address/command lane when both data channels are powered-down. Note: Only valid when Dual Channel Configuration (PGCR1.DUALCHN) is enabled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DUALCHN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Shared AC (Dual Channel) Configuration. Program to 1'b1 to enable shared address/command mode with two independent data channels. Note: This option is available only if shared address/command mode support is compiled in.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14:13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FDEPTH</bit_name>
            <bit_default>10 </bit_default>
            <bit_description>
              <paragraph>Filter Depth. Specifies the number of measurements over which all AC and DATX8 initial period measurements, that happen after reset or when calibration is manually triggered, are averaged. Valid values are: - 2'b00 = 2 - 2'b01 = 4 - 2'b10 = 8 - 2'b11 = 16</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LPFDEPTH</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Specifies the number of measurements over which MDL period measurements are filtered. This determines the time constant of the low pass filter. Valid values are: - 2'b00 = 2 - 2'b01 = 4 - 2'b10 = 8 - 2'b11 = 16</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LPFEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Enables, if set, the low pass filtering of MDL period measurements.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Master Delay Line Enable. Enables, if set, the AC master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this field remains 1'b1.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>IODDRM</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>I/O DDR Mode. Selects the DDR mode for the I/Os. These bits connect to bits [2:1] of the IOM pin of the SSTL I/O (see SSTL I/O databook for details). Caution: This field must be programmed to 2'b01 for D4M* I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PUBMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PUB Mode. Enables, if set, the PUB to control the interface to the PHY and SDRAM. In this mode the DFI commands from the controller are ignored. The bit must be set to 0 after the system determines it is convenient to pass control of the DFI bus to the controller. When set to 1'b0 the DFI interface has control of the PHY and SDRAM interface except when triggering pub operations such as BIST, DCU or data training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DDLBYPMODE</bit_name>
            <bit_default>10 </bit_default>
            <bit_description>
              <paragraph>Controls DDL Bypass Modes. Valid values are: - 2'b00 = Normal dynamic control - 2'b01 = All DDLs bypassed - 2'b10 = No DDLs bypassed - 2'b11 = RESERVED</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLUNCRT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Level Uncertainty Region. Indicates, if set, that an extended algorithm that write levels through the setup/hold uncertainty region should be executed.Note: This algorithm is not implemented in the current version of the PUB.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLSTEP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Step. Specifies the number of delay step-size increments during each step of write leveling. Valid values are: - 1'b0 = 32 step sizes - 1'b1 = 1 step size</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling (Software) Mode. Indicates if set that the PUB is in software write leveling mode in which software executes single steps of DQS pulsing by writing 1'b1 to PIR.WL. The write leveling DQ status from the DRAM is captured in DXnGSR0.WLDQ.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTOMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Digital Test Output Mode. Selects whether the digital test outputs are coming from the PLL or the PHY (AC/DATX8) macros. Valid values are: - 1'b0 = Digital test outputs are coming from the PLL - 1'b1 = Digital test outputs are coming from the PHY (AC/DATX) macros</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x18</reg_address>
        <reg_name publish_address="0x18" publish_instance="SNPS_PHY">PGCR2</reg_name>
        <reg_mnemonic>PGCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30:29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RFSHMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Refresh Mode. Specifies how the PUB schedules refreshes when in PUB mode (i.e. when it is executing internal PUB transactions such as during training, BIST or DCU). Valid values are: - 2'b00 = PUB uses its own refresh period counter to schedule refreshes and generates the refreshes when its refresh counter expires. - 2b'01 = In PUB mode, the PUB snoops the DFI bus for refreshes from the controller and sends those refreshes to the DRAM when it has a slot to do so. In this mode the PUB does not generate its own refreshes. - 2'b10 = PUB snoops the DFI bus for refreshes from the controller only when it is not in PUB mode. It then uses these to reset its own refresh counter so that when it enters PUB mode its refresh counter is synchronized to the controller refresh counter. In this mode the PUB will generate its own refreshes. - 2'b11 = Reserved.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FXDLATINCR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Fixed Latency Programmable Increment. Increments calculated fixed read latency (see PGCR2.FXDLAT) value by 1. This should be set to 1'b1 when drift compensation is enabled and may cause the read system latency to increment.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTPMXTMR</bit_name>
            <bit_default>0000 1111</bit_default>
            <bit_description>
              <paragraph>Data Training PUB Mode Exit Timer. Exit Timer: Specifies the number of controller clocks to wait when entering and exiting pub mode data training. The default value ensures controller refreshes do not cause memory model errors when entering and exiting data training. The value should be increased if controller initiated SDRAM ZQ short or long operation may occur just before or just after the execution of data training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FXDLAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Fixed Latency. Specified whether all reads should be returned to the controller with a fixed read latency. Enabling fixed read latency increases the read latency. NOTE: Fixed latency cannot be used together with FIFO bypass, i.e. FXDLAT must be set to 0 when PGCR3.PRFBYP is set to 1'b1. Valid values are: - 1'b0 = Disable fixed read latency - 1'b1 = Enable fixed read latency</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>NOBUB</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>No Bubbles. Specified whether all reads should be return to the controller with a fixed read latency. Enabling no-bubble reads increases the read latency. Valid values are: - 1'b0 = Bubbles are allowed during reads - 1'b1 = Bubbles are not allowed during reads Note: This field is deprecated and is a reserved field in the PUB. Returns zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TREFPRD</bit_name>
            <bit_default>01 0010 0100 1000 0000</bit_default>
            <bit_description>
              <paragraph>Refresh Period. Indicates the period in clock cycles after which the PUB has to issue a refresh command to the SDRAM. This is derived from the maximum refresh interval from the datasheet, tRFC(max) or REFI, divided by the clock cycle time. A further 400 clocks must be subtracted from the derived number to account for command flow and missed slots of refreshes in the internal PUB blocks. The default corresponds to DDR3 9*7.8us at 1066MHz when a burst of 9 refreshes are issued at every refresh interval.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x1C</reg_address>
        <reg_name publish_address="0x1C" publish_instance="SNPS_PHY">PGCR3</reg_name>
        <reg_mnemonic>PGCR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LPWAKEUP_THRSH</bit_name>
            <bit_default>1100</bit_default>
            <bit_description>
              <paragraph>Low Power Wakeup Threshold. If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in terms of number clock cycles are: - 4'b0000 = tlp_wakeup is 16 cycles - 4'b0001 = tlp_wakeup is 32 cycles - 4'b0010 = tlp_wakeup is 64 cycles - 4'b0011 = tlp_wakeup is 128 cycles - 4'b0100 = tlp_wakeup is 256 cycles - 4'b0101 = tlp_wakeup is 512 cycles - 4'b0110 = tlp_wakeup is 1024 cycles - 4'b0111 = tlp_wakeup is 2048 cycles - 4'b1000 = tlp_wakeup is 4096 cycles - 4'b1001 = tlp_wakeup is 8192 cycles - 4'b1010 = tlp_wakeup is 16384 cycles - 4'b1011 = tlp_wakeup is 32768 cycles - 4'b1100 = tlp_wakeup is 65536 cycles - 4'b1101 = tlp_wakeup is 131072 cycles - 4'b1110 = tlp_wakeup is 262144 cycles - 4'b1111 = tlp_wakeup is unlimited LPWAKEUP_THRSH calculation: - MINIMUM LPWAKEUP CYCLES = pll_lock_time / ctl_clk_period + MDL calibration cycles, where, MDL calibration cycles = N * DDL calibration cycles N is Decoded value of PGCR1.FDEPTH. With tCK= 938 ps; ctl_clk = 1876 ps; and PGCR1.FDEPTH = 2'b10 (PGCR1.FDEPTH=2'b10 decodes to a depth of 8), pll_lock_time from PLL spec is 25us. So LPWAKEUP_THRSH = 25 ns / 1876 ps + 8 * (800 cycles) = 13326 + 6400 = 19726 cycles. Setting LPWAKEUP_THRSH to 4'b1010 would trigger PLL power down for tlp_wakeup value of 32768 cycles and above; which meets the calculations for MINIMUM LPWAKEUP CYCLES of 19726 cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDBICLSEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DBI CAS Latency Select. Specifies, if set to 1'b1 that the read DBI CAS latency should be calculated by adding the value specified in PGCR3.RDBICL to the normal CAS latency. Otherwise if set to 1'b0 the PUB calculates the read DBI by adding values that are specified in the JEDEC spec for each CL/CWL combination.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDBI</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Data Bus Inversion Enable. When set to 1'b1 (and MR5[12] is set to 1'b1), PUB performs data bus inversion on the DRAM read data1b0: read data and DM_n/DBI_n signal are passed on to the controller as is.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDBI</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Data Bus Inversion Enable. When set to 1'b1 (and MR5[11:10] is set to 2'b10), PUB generates the write DBI on the DM_n/DBI_n signal. Note: Not supported with write CRC or under PDA mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PRFBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PUB Read FIFO Bypass. PUB Read FIFO Bypass: When set high, the read capture FIFO inside PUB is bypassed. Note: This mode is only valid when static response mode is enabled (PGCR2.RDMODE). Valid values are: - 1'b0 = FIFO used to capture read data from PHY - 1'b1 = No FIFO used to capture read data from PHY</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKEN</bit_name>
            <bit_default>1010 1010</bit_default>
            <bit_description>
              <paragraph>CK Enable. Controls whether the CK going to the SDRAM is enabled (toggling) or disabled (static value) and whether the CK is inverted. Two bits for each of the up to four CK pairs. Valid values for the two bits are: - 2'b00 = CK disabled (Driven to constant 0) - 2'b01 = CK toggling with inverted polarity - 2'b10 = CK toggling with normal polarity (This should be the default setting) - 2'b11 = CK disabled (Driven to constant 1)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEDXRDCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for DX ddr_clk. Enables, when set, clock gating for power saving. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEDXDDRCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for DX ctl_rd_clk. Enables, when set, clock gating for power saving. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEDXCTLCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for DX ctl_clk. Enables, when set, clock gating for power saving. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DISACOE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC Output Enable Disable. Disables the Output Enables for all 35 bit AC. Valid values are: - 1'b0 = All Output Enables are enabled - 1'b1 = All Output Enables are disabled for power saving</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEACRDCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for AC ctl_rd_clk. Enables, when set, clock gating for power saving. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEACDDRCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for AC ddr_clk. Enables, when set, clock gating for power saving. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GATEACCTLCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Clock Gating for AC ctl_clk. Enables, when set, clock gating for power saving. Valid values are: - 1'b0 = Clock gating is disabled - 1'b1 = Clock gating is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LBGSDQS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period). This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. Note: This field is self clearing.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDBICL</bit_name>
            <bit_default>010 </bit_default>
            <bit_description>
              <paragraph>Read DBI CAS Latency. Specifies the value by which the CAS latency for read DBI has to be increased relative to the normal CAS latency. This is valid only when PGCR3[27] = 1'b1.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>DATX Receive FIFO Read Mode. Valid values are: - 2'b00 = Static read response off - 2'b01 = Static read response - 2'b10 = Reserved - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DISRST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Synchronous Clear Disable. When set, disables the synchronous clear of DFI FIFOs that is triggered automatically during a controller of PHY requested VT-update, or by the built-in VT-update request issued at the start of a training sequence. Note: When cleared to 0x0, DFI FIFOs are synchronously cleared in the scenarios described above.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CLKLEVEL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Clock Level. Selects the level to which clocks will be stalled when clock gating is enabled in PHY. Valid values are: - 2'b00 = Clocks will stall to static level 0 - 2'b01 = Clocks will stall to static level 1 - 2'b10 - 2'b11= clocks will toggle at slow speed for asymmetric aging mitigation</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x20</reg_address>
        <reg_name publish_address="0x20" publish_instance="SNPS_PHY">PGCR4</reg_name>
        <reg_mnemonic>PGCR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACRDMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC Loopback FIFO Read Mode. Valid values are: - 1'b0 = Static read response is off - 1'b1 = Static read response is on</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACDCCBYP</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>AC Duty Cycle Correction Bypass. Indicates if the automatic duty cycle correction inside the CK BDLs should be turned on or off. Valid values are: - 1'b0 = Duty cycle correction is on - 1'b1 = Duty cycle correction is off</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACDDLLD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC DDL Delay Select Dynamic Load. Specifies whether the registers inside the AC that hold the delay select signal of AC DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded. This only applies to the AC delay LCDL. Valid values are: - 1'b0 = Delay select signal registers should be dynamically loaded only when the delay select signal has change and the delay load signal is high - 1'b1 = Delay select signal should be continuously (always) loaded on every clock cycle</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACDDLBYP</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>AC DDL Bypass. Specifies, if set to 1'b1 that the DDL delay should be bypassed. Otherwise the DDL bypass is turned off. Different bits control different AC DDLs as follows: - ACDDLBYP [0] = Power down driver BDL delay bypass - ACDDLBYP [1] = CK BDL delay bypass - ACDDLBYP [2] = Address/command BDL delay bypass - ACDDLBYP [3] = Address/command LCDL delay bypass - ACDDLBYP [4] = Master delay line LCDL delay bypass</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACVLDTRNP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC Loopback Valid Train Pattern. Selects the pattern type and number of words used during the training of AC loopback valid signal. Valid values are: - 1'b0 = Use 8 words of LFSR-based pseudo-random data pattern. - 1'b1 = Use the same number of words and pattern type as that specified by the user for the normal BIST run.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22:21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_22_21</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDDLLD</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>DATX8 DDL Delay Select Dynamic Load. Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded. Valid values are: - 1'b0 = Delay select signal registers should be dynamically loaded only when the delay select signal has change and the delay load signal is high - 1'b1 = Delay select signal should be continuously (always) loaded on every clock cycle Different bits control different DATX DDLs as follows: - DXDDLLD[0] = Write leveling delay load from controller - DXDDLLD[1] = Read DQS gating delay load from controller - DXDDLLD[2] = Write data delay load from PUB - DXDDLLD[3] = Read path data strobe delay load from PUB - DXDDLLD[4] = Read path data strobe # delay load from PUB</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDDLBYP</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>DATX8 DDL Bypass. Specifies, if set to 1'b1 that the DDL delay should be bypassed. Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows: - DXDDLYBYP[0] = Write path BDL delay bypass - DXDDLYBYP[1] = Read path BDL delay bypass - DXDDLYBYP[2] = Write path data strobe BDL delay bypass - DXDDLYBYP[3] = Read path data strobe BDL delay bypass - DXDDLYBYP[4] = Read path data strobe # BDL delay bypass - DXDDLYBYP[5] = Power down driver BDL delay bypass - DXDDLYBYP[6] = Power down receiver BDL delay bypass - DXDDLYBYP[7] = On-die termination enable BDL delay bypass - DXDDLYBYP[8] = DQ/DM output enable BDL delay bypass - DXDDLYBYP[9] = Write data LCDL delay bypass - DXDDLYBYP[10] = Read path data strobe LCDL delay bypass - DXDDLYBYP[11] = Read path data strobe # LCDL delay bypass - DXDDLYBYP[12] = Master delay LCDL delay bypass - DXDDLYBYP[13] = Write leveling LCDL delay bypass - DXDDLYBYP[14] = Read DQS gating LCDL delay bypass - DXDDLYBYP[15] = Read DQS gating status LCDL delay bypass</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x24</reg_address>
        <reg_name publish_address="0x24" publish_instance="SNPS_PHY">PGCR5</reg_name>
        <reg_mnemonic>PGCR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FRQBT</bit_name>
            <bit_default>0000 0001</bit_default>
            <bit_description>
              <paragraph>Frequency B Ratio Term. This 8-bit value represents the value of the term associated with the secondary operating frequency. The secondary operating frequency is associated with the fields in this register DDLPGRW/DDLPGACT with a setting of 1b1. Valid values are from 1 to 255.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FRQAT</bit_name>
            <bit_default>0000 0001</bit_default>
            <bit_description>
              <paragraph>Frequency A Ratio Term. This 8-bit value represents the value of the term associated with the primary operating frequency. The primary operating frequency is associated with the fields in this register DDLPGRW/DDLPGACT with a setting of 1b0. Valid values are from 1 to 255.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FRQBSEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>PLL Frequency B Select. Selects the operating range of the PLL when the PLL runs at frequency B. For PLL Type A, only the lower two bits are used and its valid values are as: - 2b00 = PLL reference clock (ctl_clk/REF_CLK) ranges from 440MHz to 600MHz - 2b01 = PLL reference clock (ctl_clk/REF_CLK) ranges from 225MHz to 490MHz - 2b10 = Reserved - 2b11 = PLL reference clock (ctl_clk/REF_CLK) ranges from 166MHz to 275MHz Note: For PLL Type B, all the four bits are used. Refer to the PLL databook for the encodings. Note: Frequency A select is set in the PLLCR register.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_11_4</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FFCDFIEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Fast Frequency Change DFI Enable. Indicates, if set, that the PUB should respond to frequency change requests that are initiated through the DFI interface dfi_init_start signal. Otherwise the PUB ignores this signal when it is used for frequency change. Note: When using manual fast frequency change, this bit must be set to 0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FFCDCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Fast Frequency Change Delay Calibration. Indicates, if set, that when FRQACT transitions to indicate a frequency change, delay line calibration should be automatically performed by the PUB at the end of the frequency change.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FRQACT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Active Frequency. A transition on this bit (from 1'b0 to 1'b1 or 1'b1 to 1'b0) indicates that the new frequency has been applied to the clocks and the clocks are now stable. A transition from 1'b0 to 1'b1 means the frequency has changed from frequency A to frequency B and the clocks are now stable at Frequency B. A transition from 1'b1 to 1'b0 means the frequency has changed from frequency B to frequency A and the clocks are now stable at Frequency A.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FRQCHANGE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Frequency Change. Indicates if set, the beginning of the frequency change procedure. On the transition of this signal the PUB will execute all the necessary preconditioning steps required before the user changes the actual frequency of the clocks to the new frequency. The user must wait a minimum of 8 clocks from when this bit is set before changing the frequency and signaling to the PUB (by writing to PGCR5.FRQACT) that the clocks are stable at the new frequency. This bit must be set back to 1'b0 either when PGCR5.FRQACT is being written or any time before the next frequency change procedure can start.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x28</reg_address>
        <reg_name publish_address="0x28" publish_instance="SNPS_PHY">PGCR6</reg_name>
        <reg_mnemonic>PGCR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DLDLMT</bit_name>
            <bit_default>0000 0001</bit_default>
            <bit_description>
              <paragraph>Delay Line VT Drift Limit. Specifies the minimum change in the delay line VT drift in one direction which should result in the assertion of the delay line VT drift status signal (vt_drift). The limit is specified in terms of delay select values. A value of 1'b0 disables the assertion of delay line VT drift status signal.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BABVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BA/BG Bit Delay VT Compensation. Enables, if set the VT drift compensation of BA and BG bit delay line registers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A15_10BVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>A[15:10] Bit Delay VT Compensation. Enables, if set the VT drift compensation of address [15:10] bit delay line registers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACDLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>AC Address/Command Delay LCDL VT Compensation. Enables, if set, the VT drift compensation of the address/command (ACD) LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A9_0BVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>A[9:0] Bit Delay VT Compensation. Enables, if set the VT drift compensation of address [9:0] bit delay line registers. Address A[9:0] are normally the only automatically trained address/command signals (LPDDR3) and therefore by default have VT compensation enabled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODTBVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ODT Bit Delay VT Compensation. Enables, if set the VT drift compensation of ODT bit delay line registers. The VT compensation of ODT may produce a glitch on the SDRAM ODT and should only be enabled if the SDRAM ODT is inactive.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKEBVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CKE Bit Delay VT Compensation. Enables, if set the VT drift compensation of CKE bit delay line registers. The VT compensation of CKE BDLs may produce a glitch on the SDRAM CKE and should only be enabled if the SDRAM CKE is inactive.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CSNBVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CSN Bit Delay VT Compensation. Enables, if set the VT drift compensation of CSN bit delay line registers. The VT compensation of CSN BDLs may produce a glitch on the SDRAM CSN and should only be enabled if the SDRAM CSN is inactive.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKBVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CK Bit Delay VT Compensation. Enables, if set the VT drift compensation of CK bit delay line registers. The VT compensation of CK BDLs may produce a glitch on the SDRAM CK and should only be enabled if the SDRAM CK is inactive.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CIDBVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CID Bit Delay VT Compensation. Enables, if set the VT drift compensation of CID bit delay line registers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A16BVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>A16 Bit Delay VT Compensation. Enables, if set the VT drift compensation of the DDR4 A[16] bit delay line register or DDR3 WE bit delay line register.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A17BVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>A17 Bit Delay VT Compensation. Enables, if set the VT drift compensation of DDR4 A[17] bit delay line register or DDR3 CAS bit delay line register.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACTNBVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ACTN Bit Delay VT Compensation. Enables, if set the VT drift compensation of DDR4 ACTN bit delay line register or DDR3 RAS bit delay line register.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PARBVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PAR Bit Delay VT Compensation. Enables, if set the VT drift compensation of PAR bit delay line register.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_2</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Forced VT Compensation Trigger. When written to 1'b1 a single VT update will be issued to all enabled slave BDLs and LCDLs. Note: This bit is not self-clearing.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>INHVT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>VT Calculation Inhibit. Inhibits calculation of the next VT compensated delay line values. A value of 1'b1 will initiate a stop of the VT compensation logic. The bit PGSR1[30] (VSTOP) will be set to a logic 1'b1 when VT compensation has stopped. This bit should be set to 1'b1 during writes to the delay line registers. A value of 1'b0 will re-enable the VT compensation logic.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x2C</reg_address>
        <reg_name publish_address="0x2C" publish_instance="SNPS_PHY">PGCR7</reg_name>
        <reg_mnemonic>PGCR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXRSVD</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>These bits are reserved for future DATX8 special PHY modes but the registers are already connected to existing (unused) DATX8 phy_mode bits.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDTOMUX</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DATXn Digital Test Output Multiplex. Enables the multiplexing (driving) of DATXn internal test signals selected by PGCR7.DXDTOSEL onto the DATXn macro DQ output signal bits [7:6]. Valid values are: - 1'b0 = Disable DTO multiplexing - 1'b1 = Multiplex DATXn dto[1:0] onto DATXn DQ output signals [7:6]</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXCALCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DATX8 Calibration clock. Valid values are: - 1'b0 = Use ddr_clk (x4 clock) as the delay line calibration clock. - 1'b1 = Use ctl_clk (x1 clock) as the delay line calibration clock.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXRCLKMD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DATX8 Read Clock Mode. Valid values are: - 1'b0 = Read clock (ctl_rd_clk) is generated from DATX8 ctl_rd_clk pin - 1'b1 = Read clock (ctl_rd_clk) is generated from DATX8 ctl_clk pin</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXQSGSEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQS Gate Select. Selects the gate scheme used. Valid values are: - 1'b0 = PUB-generated gate - 1'b1 = I/O generated gate</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22:21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDTOSEL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>DATX8 Digital Test Output Select. This is used to select the DATXn internal test signals that should be driven out onto the PHY digital test output (dto[1:0]) signals. . PGCR7.ACTMODE must be set to 1'b1, to output these test signals. Also PGCR0.DTOSEL and PGCR1.DTOMODE must be set correctly to select the DXn macro test signals. Valid values for dto[0] are: - 2'b00 = DQS gate status bit 0 - 2'b01 = DQS gate enable output (after gate output LCDL) - 2'b10 = DQS clock (qs_clk) (T= tCK) - 2'b11 = CTL delayed clock (ctl_dly_clk) (T = 2*tCK) Valid values for dto[1] are: - 2'b00 = DQS gate status bit 1 - 2'b01 = DQS gate enable input (after gate status (input) LCDL) - 2'b10 = DQS delayed clock (qs_n_dly_clk) (T = tCK) - 2'b11 = DDR delayed clock (ddr_dly_clk) (T = tCK/2)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXGSMD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gating status mode. Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input. Otherwise, if not set, the registered DQS gate status is stored in the FIFO. Non-default setting is for debug only and must not be set for normal operations.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDDLLDT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DX DDL Load Type. Specifies how a new delay select value is applied to the delay line. This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are: - 1'b0 = Apply the new delay select value to the delay line only when the delay select load signal is active and by first loading the delay select into the pipeline register. This is the setting for normal mission mode. - 1'b1 = Apply the delay select signal to the delay line directly, bypassing any pipeline registers and ignoring the delay select load signal. This setting is used for cases where there are no write/read accesses but a value loaded in the DDL configuration register needs to be applied immediately at the delay line, such as in delay oscillator test mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXQSDBYP</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS/DQS# delay load bypass mode. Valid values are: - 1'b0 = Automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal). This setting is only used for debug and must not be set for normal operations. - 1'b1 = Don't automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) This is the setting for normal operations. Note: This feature (no auto-bypass mode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3])</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXGDBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gate delay load bypass mode. Valid values are: - 1'b0 = Automatically bypass the read DQS gate LCDL when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal). This is the setting for normal operations. - 1'b1 = Don't automatically bypass the read gate DQS LCDL when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal). This setting is only used for debug and must not be set for normal operations. Note: This feature (no auto-bypass mode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3])</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXTMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DATX8 Test Mode. This is used to enable special test mode in the DATX8 macro. Valid values are: - 1'b0 = Normal mode - 1'b1 = Test mode</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_8</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKNSTOPL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CKN Stop Low. Indicates if set that CKN should be stopped to a low value like CK whenever the clocks are stopped. Otherwise by default CKN stops to a value that is the inverse of the stop value of CK. This functional may not be available on some PHYs.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACDTOMUX</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC Digital Test Output Multiplex. Enables the multiplexing (driving) of AC internal test signals selected by PGCR7.ACDTOSEL onto the AC macro output signal bits [9:8]. Valid values are: - 1'b0 = Disable DTO multiplexing - 1'b1 = Multiplex AC dto[1:0] onto AC output signals [9:8]</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACCALCLK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC Calibration clock. Valid values are: - 1'b0 = Use ddr_clk (x4 clock) as the delay line calibration clock. - 1'b1 = Use ctl_clk (x1 clock) as the delay line calibration clock.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACRCLKMD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC Read Clock Mode. Valid values are: - 1'b0 = Read clock (ctl_rd_clk) is generated from AC ctl_rd_clk pin - 1'b1 = Read clock (ctl_rd_clk) is generated from AC ctl_clk pin</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACDLDT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC DDL Load Type. Specifies how the delay select signal is applied to the AC delay lines. This is only applicable to DDLs that have their delay select signals pipelined, such address/command LCDL. Valid values are: - 1'b0 = Apply the delay select signal to the delay line only when the delay select load signal is active and by first loading the delay select into the pipeline register. This is the setting for normal mission mode. - 1'b1 = Apply the delay select signal to the delay line directly, bypassing any pipeline registers and ignoring the delay select load signal. This setting is used for cases where there are no write/read accesses but a value loaded in the DDL configuration register needs to be applied immediately at the delay line, such as in delay oscillator test mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACRSVD_2</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>This bit is reserved for future AC special PHY modes but the register is already connected to existing (unused) AC phy_mode bits.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACDTOSEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC Digital Test Output Select. This is used to select the AC internal test signals that should be driven out onto the PHY digital test output (dto[1:0]) signals. PGCR7.ACTMODE must be set to 1'b1, to output these test signals. Also PGCR0.DTOSEL and PGCR1.DTOMODE must be set correctly to select the AC macro test signals. Valid values for dto[0] are: - 1'b0 = Reserved - 1'b1 = Controller delayed clock (after the LCDL delay) - ctl_dly_clk (T = 2*tCK) Valid values for dto[1] are: - 1'b0 = Reserved - 1'b1 = DDR delayed clock (after the LCDL delay) -ddr_dly_clk (T = tCK/2)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACTMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC Test Mode. This is used to enable special test mode in the AC macro. Valid values are: - 1'b0 = Normal mode - 1'b1 = Test mode</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x30</reg_address>
        <reg_name publish_address="0x30" publish_instance="SNPS_PHY">PGCR8</reg_name>
        <reg_mnemonic>PGCR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_10</bit_name>
            <bit_default>00 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DCALTYPE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DDL Calibration Type. Specifies the algorithm type that should be used for calibrating the digital delay line. Valid values are: - 1'b0 = DDL calibration uses a binary search algorithm. - 1'b1 = DDL calibration uses a linear search algorithm.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DCALSVAL</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>DDL Calibration Starting Value. Specifies the starting values for DDL calibration algorithm.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x34</reg_address>
        <reg_name publish_address="0x34" publish_instance="SNPS_PHY">PGSR0</reg_name>
        <reg_mnemonic>PGSR0</reg_mnemonic>
        <reg_description>
          <paragraph>These are general status registers for the PHY. They indicate, among other things, whether initialization, write leveling or period measurement calibrations are done.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>APLOCK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>AC PLL Lock. Indicates, if set, that that AC PLL has locked. This is a direct status of the AC PLL lock pin. If DWC_DDRPHYAC_top.v does not contain a PLL (due to PLL sharing with a DATX8 or due to configuring the IP with all PLLs omitted), this bit will always remain 0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Error. Indicates if set that there is an error in static read training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CAWRN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CA Training Warning. Indicates if set that there is a warning in LPDDR3 CA training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CAERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CA Training Error. Indicates if set that there is an error in LPDDR3 CA training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Training Error. Indicates if set that there is an error in write eye training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Training Error. Indicates if set that there is an error in read eye training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Error. Indicates if set that there is an error in write bit deskew.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Error. Indicates if set that there is an error in read bit deskew.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLAERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Error. Indicates if set that there is an error in write leveling adjustment.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>QSGERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQS Gate Training Error. Indicates if set that there is an error in DQS gate training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Error. Indicates if set that there is an error in write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZCERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Error. Indicates if set that there is an error in impedance calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>VERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>VREF Training Error. Indicates if set that there is and error in VREF training. Note: VREF Training can be used with DDR4 only.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18:15</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_18_15</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>VDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>VREF Training Done. Indicates if set that DRAM and Host VREF training has completed. Note: VREF Training can be used with DDR4 only.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Done. Indicates if set that static read training has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CADONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CA Training Done. Indicates if set that LPDDR3 CA training has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Training Done. Indicates if set that write eye training has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Training Done. Indicates if set that read eye training has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Done. Indicates if set that write bit deskew has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Done. Indicates if set that read bit deskew has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLADONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Done. Indicates if set that write leveling adjustment has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>QSGDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQS Gate Training Done. Indicates if set that DQS gate training has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Done. Indicates if set that write leveling has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DIDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DRAM Initialization Done. Indicates if set that DRAM initialization has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZCDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Done. Indicates if set that impedance calibration has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DCDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Digital Delay Line (DDL) Calibration Done. Indicates if set that DDL calibration has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Lock Done. Indicates if set that PLL locking has completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>IDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Initialization Done. Indicates if set that the DDR system initialization has completed. This bit is set after all the selected initialization routines in PIR register have completed. Note: Wait at least 32 ctl_clk cycles after this is first observed to be 1'b1 before starting or resuming traffic to DRAM.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x38</reg_address>
        <reg_name publish_address="0x38" publish_instance="SNPS_PHY">PGSR1</reg_name>
        <reg_mnemonic>PGSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PARERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RDIMM Parity Error. Indicates, if set, that there was a parity error (i.e. err_out_n was sampled low) during one of the transactions to the RDIMM buffer chip. This bit remains asserted until cleared by the PIR.CLRSR.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>VTSTOP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>VT Stop. Indicates if set that the VT calculation logic has stopped computing the next values for the VT compensated delay line values. After assertion of the PGCR.INHVT, the VTSTOP bit should be read to ensure all VT compensation logic has stopped computations before writing to the delay line registers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>FFCDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Fast Frequency Change Done. Indicates, if set, that the fast-frequency change procedure that has been triggered using the PGCR5.FRQCHANGE and PGCR5. FRQACT bits. Note that the semi-automated fast-frequency change procedure is executed in two steps as described in X, and after triggering each of these two steps, the FFCDONE bit must be polled to make sure the PUB has completed the procedure.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_28_25</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTCODE</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Delay Line Test Code. Returns the code measured by the PHY control block that corresponds to the period of the AC delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Delay Line Test Done. Indicates, if set, that the PHY control block has finished doing period measurement of the AC delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x40</reg_address>
        <reg_name publish_address="0x40" publish_instance="SNPS_PHY">PTR0</reg_name>
        <reg_mnemonic>PTR0</reg_mnemonic>
        <reg_description>
          <paragraph>PHY Timing Registers are used to program different timing parameters used by the PUB logic. to describe the bits of the PHY timing registers. All the default values shown in these tables are in decimal format and correspond to the highest speed the PHY can be compiled for, i.e. JEDEC DDR3-2133N speed grade. This corresponds to DRAM bit rate of 2133Mbps, DRAM clock frequency of 1066MHz, controller clock frequency of 533MHz, and configuration or APB clock frequency of 533MHz. The clocks in which the timing numbers are measured are specified in the description of each parameter.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPLLPD</bit_name>
            <bit_default>010 0001 0110</bit_default>
            <bit_description>
              <paragraph>Number of ctl_clk cycles that the PLL must remain in power-down mode, i.e. number of clock cycles from when PLL power-down pin is asserted to when PLL power-down pin is de-asserted. This must correspond to a value that is equal to or more than 1us. Default value corresponds to 1us.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20:6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPLLGS</bit_name>
            <bit_default>000 1000 0101 0110</bit_default>
            <bit_description>
              <paragraph>PLL Gear Shift Time. Number of ctl_clk cycles from when the PLL reset pin is de-asserted to when the PLL gear shift pin is de-asserted. This must correspond to a value that is equal to or more than 4us. Default value corresponds to 4us.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPHYRST</bit_name>
            <bit_default>01 0000</bit_default>
            <bit_description>
              <paragraph>PHY Reset Time. Number of ctl_clk cycles that the PHY reset must remain asserted after PHY calibration is done before the reset to the PHY is de-asserted. This is used to extend the reset to the PHY so that the reset is asserted for some clock cycles after the clocks are stable. Valid values are 0x1 - 0x3F.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x44</reg_address>
        <reg_name publish_address="0x44" publish_instance="SNPS_PHY">PTR1</reg_name>
        <reg_mnemonic>PTR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:15</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPLLLOCK</bit_name>
            <bit_default>0 1101 0000 0101 0110</bit_default>
            <bit_description>
              <paragraph>PLL Lock Time. Number of ctl_clk cycles for the PLL to stabilize and lock, i.e. number of clock cycles from when the PLL reset pin is de-asserted to when the PLL has lock and is ready for use. The default value, 0d53334, is set for 100uS at CTL_CLK = 533 MHz and may be changed to a value that meets, or exceeds, the PLL Lock time "Tlock" specified in the DDR4 multiPHY databook.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14:13</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_13</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPLLRST</bit_name>
            <bit_default>1 0010 1100 0000</bit_default>
            <bit_description>
              <paragraph>PLL Reset Time. Number of ctl_clk cycles that the PLL must remain in reset mode, i.e. number of clock cycles from when PLL power-down pin is de-asserted and PLL reset pin is asserted to when PLL reset pin is de-asserted. This must correspond to a value that is equal to or more than 9us. Default value corresponds to 9us.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x48</reg_address>
        <reg_name publish_address="0x48" publish_instance="SNPS_PHY">PTR2</reg_name>
        <reg_mnemonic>PTR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:15</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TWLDLYS</bit_name>
            <bit_default>1 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Delay Settling Time. Number of controller clock cycles from when a new value of the write leveling delay is applies to the LCDL to when to DQS high is driven high.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14:10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TCALH</bit_name>
            <bit_default>0 1111</bit_default>
            <bit_description>
              <paragraph>Calibration Hold Time. Number of controller clock cycles from when the clock was disabled (cal_clk_en de-asserted) to when calibration is enable (cal_en asserted). The default value is the recommended minimum value.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TCALS</bit_name>
            <bit_default>0 1111</bit_default>
            <bit_description>
              <paragraph>Calibration Setup Time. Number of controller clock cycles from when calibration is enabled (cal_en asserted) to when the calibration clock is asserted again (cal_clk_en asserted).). The default value is the recommended minimum value.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TCALON</bit_name>
            <bit_default>0 1111</bit_default>
            <bit_description>
              <paragraph>Calibration On Time. Number of controller clock cycles that the calibration clock is enabled (cal_clk_en asserted). The default value is the recommended minimum value.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4C</reg_address>
        <reg_name publish_address="0x4C" publish_instance="SNPS_PHY">PTR3</reg_name>
        <reg_mnemonic>PTR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDINIT1</bit_name>
            <bit_default>01 1000 0000</bit_default>
            <bit_description>
              <paragraph>DRAM Initialization Time 1. DRAM initialization time in DRAM clock cycles corresponding to the following: - DDR3/DDR4 = CKE high time to first command (tRFC + 10 ns or 5 tCK, whichever is bigger) - LPDDR2 = CKE low time with power and clock stable (100 ns) - LPDDR3 = CKE low time with power and clock stable (100 ns) Default value corresponds to DDR3 tRFC of 360ns at 1066 MHz.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDINIT0</bit_name>
            <bit_default>1000 0010 0011 0101 0110</bit_default>
            <bit_description>
              <paragraph>DRAM Initialization Time 0. DRAM initialization time in DRAM clock cycles corresponding to the following: - DDR3/DDR4 = CKE low time with power and clock stable (500 us) - LPDDR2 = CKE high time to first command (200 us) - LPDDR3 = CKE high time to first command (200 us) Default value corresponds to DDR3 500 us at 1066 MHz.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x50</reg_address>
        <reg_name publish_address="0x50" publish_instance="SNPS_PHY">PTR4</reg_name>
        <reg_mnemonic>PTR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_29</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28:18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDINIT3</bit_name>
            <bit_default>011 0010 0000</bit_default>
            <bit_description>
              <paragraph>DRAM Initialization Time 3. DRAM initialization time in DRAM clock cycles corresponding to the following: - DDR3/DDR4= Time from ZQ initialization command to first command (ZQinit) - LPDDR2 = Time from ZQ initialization command to first command (1 us) - LPDDR3 = Time from ZQ initialization command to first command (1 us) Default value corresponds to the LPDDR3 1us at 1600 Mbps.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDINIT2</bit_name>
            <bit_default>11 0100 0001 0101 0110</bit_default>
            <bit_description>
              <paragraph>DRAM Initialization Time 2. DRAM initialization time in DRAM clock cycles corresponding to the following: - DDR3/DDR4 = Reset low time (200 us on power-up or 100 ns after power-up) - LPDDR2 = Time from reset command to end of auto initialization (1 us + 10 us = 11 us) - LPDDR3 = Time from reset command to end of auto initialization (11 us) Default value corresponds to DDR3 200 us at 1066 MHz.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x54</reg_address>
        <reg_name publish_address="0x54" publish_instance="SNPS_PHY">PTR5</reg_name>
        <reg_mnemonic>PTR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPLLFRQSEL</bit_name>
            <bit_default>00 1000</bit_default>
            <bit_description>
              <paragraph>PLL Fast Frequency Change Frequency Select Time. Number of ctl_clk cycles during fast frequency change from when PLL gear shift is asserted to when PLL frequency select signal is set to correspond to the new frequency. Default value of 8 clock cycles is valid for most PHYs.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_25_24</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPLLFFCRGS</bit_name>
            <bit_default>01 1010 1011</bit_default>
            <bit_description>
              <paragraph>PLL Fast Frequency Change Relock Gear Shift Time. Number of ctl_clk cycles during fast frequency change from when PLL gear shift is de-asserted to when PLL relock gear is de-asserted. Default value corresponds to 0.4us.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_13_12</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPLLFFCGS</bit_name>
            <bit_default>0011 0101 0110</bit_default>
            <bit_description>
              <paragraph>PLL Fast Frequency Change Gear Shift Time. Number of ctl_clk cycles during fast frequency change from when the new frequency is stable to when the PLL gear shift pin is de-asserted. Default value corresponds to 0.8us.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x58</reg_address>
        <reg_name publish_address="0x58" publish_instance="SNPS_PHY">PTR6</reg_name>
        <reg_mnemonic>PTR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_14</bit_name>
            <bit_default>00 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPLLRLCK1</bit_name>
            <bit_default>01 0100 1101 1000</bit_default>
            <bit_description>
              <paragraph>Number of ctl_clk cycles for the PLL to stabilize and lock after a fast frequency change, i.e. number of clock cycles from when the PLL new frequency is stable to when the PLL has lock and is ready for use. The default value, 0d5336, is set for 5uS at CTL_CLK = 533 MHz and may be changed to a value that meets, or exceeds, the PLL Lock time "trelock1" specified in the DDR4 multiPHY databook. The value of tPLLRLCK1 must be greater than (tPLLFFCGS + tPLLFFCRGS).</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x68</reg_address>
        <reg_name publish_address="0x68" publish_instance="SNPS_PHY">PLLCR0</reg_name>
        <reg_mnemonic>PLLCR0</reg_mnemonic>
        <reg_description>
          <paragraph>The PLLCR registers 0 to 5 provides miscellaneous controls of the Type B PLLs used in the AC and DATX8 macros, including PLL test modes and PLL bypass.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PLLBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Bypass. Bypasses the PLL if set to 1b1. Note: This field is not self-clearing and a 1'b0 must be written to exit bypass mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PLLRST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Reset. Resets the PLLs by driving the PLL reset pin. Note: This field is not self-clearing and a 1'b0 must be written to de-assert the reset.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PLLPD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Power Down. Puts the PLLs in power down mode by driving the PLL power down pin. Note: This field is not self-clearing and a 1'b0 must be written to de-assert the power-down.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RSTOPM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reference Stop Mode. Connects to pin REF_STOP_MODE. Valid values are: - 1'b0 = Default, normal mode - 1'b1 = Reference stop mode is enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>FRQSEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>PLL Frequency Select. Selects the operating range of the PLL. Valid values for PHYs that support up to 2400Mbps are: - 2'b00 = PLL reference clock (ctl_clk/REF_CLK) ranges from 440MHz to 600MHz - 2'b01 = PLL reference clock (ctl_clk/REF_CLK) ranges from 225MHz to 490MHz - 2'b10 = Reserved - 2'b11 = PLL reference clock (ctl_clk/REF_CLK) ranges from 166MHz to 275MHz Caution: This port does not exist if the PLL is not included in PHY.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RLOCKM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Relock Mode. Enables, if set, rapid relocking mode. Connects to pin RELOCK_MODE on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22:17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CPPC</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Charge Pump Proportional Current Control. Connects to pin CPPROP_CNTRL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16:13</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CPIC</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Charge Pump Integrating Current Control. Connects to pin CP_INT_CTRL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GSHIFT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Gear Shift. Enables, if set, rapid locking mode. Connects to pin GEAR_SHIFT on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ATOEN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Analog Test Enable. Selects the analog test signal that should be driven on the analog test output pin. Otherwise the analog test output is tri-stated. This allows analog test output pins from multiple PLLs to be connected together. Valid values are: - 4'b0000 = All PLL analog test signals are tri-stated - 4'b0001 = AC PLL analog test signal is driven out - 4'b0010 = DATX8 0 PLL analog test signal is driven out - 4'b0011 = DATX8 1 PLL analog test signal is driven out - 4'b0100 = DATX8 2 PLL analog test signal is driven out - 4'b0101 = DATX8 3 PLL analog test signal is driven out - 4'b0110 = DATX8 4 PLL analog test signal is driven out - 4'b0111 = DATX8 5 PLL analog test signal is driven out - 4'b1000 = DATX8 6 PLL analog test signal is driven out - 4'b1001 = DATX8 7 PLL analog test signal is driven out - 4'b1010 = DATX8 8 PLL analog test signal is driven out - 4'b1011 - 4'b1111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ATC</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Analog Test Control. Selects various PLL analog test signals to be brought out via PLL analog test output pin (pll_ato).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTC</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Digital Test Control. Selects various PLL digital test signals and other test mode signals to be brought out via bit [1] of the PLL digital test output (pll_dto[1]).</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x6C</reg_address>
        <reg_name publish_address="0x6C" publish_instance="SNPS_PHY">PLLCR1</reg_name>
        <reg_mnemonic>PLLCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PLLPROG</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Connects to the PLL PLL_PROG bus. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_6</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>BYPVREGCP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Bypass PLL vreg_cp. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>BYPVREGDIG</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Bypass PLL vreg_dig. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>BYPVDD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL VDD voltage level control. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>LOCKPS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Lock Detector Phase Select. Connects to pin LOCK_PHASE_SEL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>LOCKCS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Lock Detector Counter Select. Connects to pin LOCK_COUNT_SEL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>LOCKDS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Lock Detector Select. Connects to pin LOCK_DET_SEL on the PLL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x70</reg_address>
        <reg_name publish_address="0x70" publish_instance="SNPS_PHY">PLLCR2</reg_name>
        <reg_mnemonic>PLLCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PLLCTRL_31_0</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Connects to bits [31:0] of the PLL general control bus PLL_CTRL.. -</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x74</reg_address>
        <reg_name publish_address="0x74" publish_instance="SNPS_PHY">PLLCR3</reg_name>
        <reg_mnemonic>PLLCR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PLLCTRL_63_32</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Connects to bits [63:32] of the PLL general control bus PLL_CTRL.. -</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x78</reg_address>
        <reg_name publish_address="0x78" publish_instance="SNPS_PHY">PLLCR4</reg_name>
        <reg_mnemonic>PLLCR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PLLCTRL_95_64</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Connects to bits [95:64] of the PLL general control bus PLL_CTRL.. -</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7C</reg_address>
        <reg_name publish_address="0x7C" publish_instance="SNPS_PHY">PLLCR5</reg_name>
        <reg_mnemonic>PLLCR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_8</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PLLCTRL_103_96</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Connects to bits [103:96] of the PLL general control bus PLL_CTRL.. -</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x80</reg_address>
        <reg_name publish_address="0x80" publish_instance="SNPS_PHY">PLLCR</reg_name>
        <reg_mnemonic>PLLCR</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Bypass. Bypasses the PLL if set to 1'b1.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLRST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Reset. Resets the PLLs by driving the PLL reset pin. Note: This field is not self-clearing and a 1'b0 must be written to de-assert the reset.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLPD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Power Down. Puts the PLLs in power down mode by driving the PLL power down pin. Note: This field is not self-clearing and a 1'b0 must be written to de-assert the power-down.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_28_25</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LOCKPS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Lock Detector Phase Select. Connects to pin LOCK_PHASE_SEL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LOCKCS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Lock Detector Counter Select. Connects to pin LOCK_COUNT_SEL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LOCKDS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Lock Detector Select. Connects to pin LOCK_DET_SEL on the PLL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGVINT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Relock Gear VINT. Connects to pin RELOCK_GEAR_VINT. - 1'b0 = default, normal mode - 1'b1 = disable vint gear</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20:19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FRQSEL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>PLL Frequency Select. Selects the operating range of the PLL. Valid values for PHYs that support up to 2400Mbps are: - 2'b00 = PLL reference clock (ctl_clk/REF_CLK) ranges from 440MHz to 600MHz - 2'b01 = PLL reference clock (ctl_clk/REF_CLK) ranges from 225MHz to 490MHz - 2'b10 = Reserved - 2'b11 = PLL reference clock (ctl_clk/REF_CLK) ranges from 166MHz to 275MHz Caution: This port does exist if PLL is not included in PHY.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGSHIFT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Relock Gear Shift. Enables, if set, rapid relocking mode. Connects to pin RELOCK_GEAR on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CPPC</bit_name>
            <bit_default>1110</bit_default>
            <bit_description>
              <paragraph>Charge Pump Proportional Current Control. Connects to pin CPPROP_CNTRL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CPIC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Charge Pump Integrating Current Control. Connects to pin CP_INT_CTRL on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GSHIFT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Gear Shift. Enables, if set, rapid locking mode. Connects to pin GEAR_SHIFT on the PLL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ATOEN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Analog Test Enable. Selects the analog test signal that should be driven on the analog test output pin. Otherwise the analog test output is tri-stated. This allows analog test output pins from multiple PLLs to be connected together. Valid values are: - 4'b0000 = All PLL analog test signals are tri-stated - 4'b0001 = AC PLL analog test signal is driven out - 4'b0010 = DATX8 0 PLL analog test signal is driven out - 4'b0011 = DATX8 1 PLL analog test signal is driven out - 4'b0100 = DATX8 2 PLL analog test signal is driven out - 4'b0101 = DATX8 3 PLL analog test signal is driven out - 4'b0110 = DATX8 4 PLL analog test signal is driven out - 4'b0111 = DATX8 5 PLL analog test signal is driven out - 4'b1000 = DATX8 6 PLL analog test signal is driven out - 4'b1001 = DATX8 7 PLL analog test signal is driven out - 4'b1010 = DATX8 8 PLL analog test signal is driven out - 4'b1011 - 4'b1111 = RESERVED</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6:3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ATC</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Analog Test Control. Selects various PLL analog test signals to be brought out via PLL analog test output pin (pll_ato). Valid values are: - 4'b0000 = RESERVED - 4'b0001 = vdd_ckin - 4'b0010 = vrfbf - 4'b0011 = vdd_cko - 4'b0100 = vp_cp - 4'b0101 = vpfil(vp) - 4'b0110 = RESERVED - 4'b0111 = gd - 4'b1000 = vref_atb - 4'b1001 = vcntrl_atb - 4'b1010 = vpsf_atb - 4'b1011 - 4'b1111 = RESERVED</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTC</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Digital Test Control. Selects various PLL digital test signals and other test mode signals to be brought out via bit [1] of the PLL digital test output (pll_dto[1]). Valid values are: - 3'b000 = 0 (Test output is disabled) - 3'b001 = PLL x1 clock (X1) - 3'b010 = PLL reference (input) clock (REF_CLK) - 3'b011 = PLL feedback clock (FB_X1) - 3'b100 = PLL lock detect output (pll_lock) - 3'b101 = PLL Lock counter enable (en_count) - 3'b110 = Reserved - 3'b111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x88</reg_address>
        <reg_name publish_address="0x88" publish_instance="SNPS_PHY">DXCCR</reg_name>
        <reg_mnemonic>DXCCR</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 Common Configuration Register is used to control features that affect all DATX8 macros. These include on-die termination enables and power-down enables for SSTL I/Os for all SDRAM data, data mask, and data strobe signals.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4MODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>X4 SDRAM Mode. Indicates if set that the DATX4X2 macro is operating in x4 SDRAM mode, i.e. that it is connected to x4 SDRAM. In this mode the 10 DQ bits of the macro are divided into two groups, DQ0-4 and DQ5-9, with each group have dedicated training and DQS/DQS# pairs. Otherwise the DATX4X2 will operate in a mode similar to DATX8, in which case all 10 DQ bits are group and trained together and normally expected to come from one byte of a x8, x16 or x32 SDRAM.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSMD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>X4 DQS Mode. Indicates, if set, that the data bit 8 (DQ[8]) pin on the DATX4X2 macro is multiplexed, and comes out on to the DQS[1] pin. This allows the data mask that is used in x8 mode to be multiplexed into the second DQS used in x4 mode. If the multiplexing is enabled, then in x8 mode only this DQ slice can be selected to be used as data mask. If this bit is not set, then DQ[8] comes out as normal on its dedicated pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RKLOOP</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Enables, if set, the read and write eye centering algorithms to be executed in a loop for all the system ranks, storing individual LCDL centering values for each rank. If this bit is not set, read and write centering are only executed for the configured DTCR0. DTRANK, although the result is replicated to all rank LCDLs.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_28_24</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDCCBYP</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>DATX8 Duty Cycle Correction Bypass. Indicates if the duty cycle correction inside the DQS output BDLs should be turned on or off. Valid values are: - 1'b0 = Duty cycle correction is on - 1'b1 = Duty cycle correction is off</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>QSCNTEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>QS Counter Enable. Enables, if set, the counting of DQS edges for automatic shut-off of DQS gate. If turned off, the gate is closed using the gate signal from the PUB.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDQIOM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Unused DQ I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for unused DQ pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_20_18</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:15</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MSBUDQ</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Most Significant Byte Unused DQs. Specifies the number of DQ bits that are not used in the most significant byte. The used (valid) bits for this byte are [8-MSBDQ-1:0]. To disable the whole byte, use the DXnGCR.DXEN register.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14:13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXSR</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Data Slew Rate. Selects slew rate of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSNRES</bit_name>
            <bit_default>1100</bit_default>
            <bit_description>
              <paragraph>DQS# Resistor. Selects the on-die pull-up resistor for DQSN pins. Valid values are: - 4'b1000 = Open: On-die resistor disconnected - 4'b1001 = 688 ohms - 4'b1010 = 611 ohms - 4'b1011 = 550 ohms - 4'b1100 = 500 ohms - 4'b1101 = 458 ohms - 4'b1110 = 393 ohms - 4'b1111 = 344 ohms Note: DQSN resistor must be connected for LPDDR2 and LPDDR3.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSRES</bit_name>
            <bit_default>0100</bit_default>
            <bit_description>
              <paragraph>DQS Resistor. Selects the on-die pull-down resistor for DQS pins. Valid values are: - 4'b0000 = Open: On-die resistor disconnected - 4'b0001 = 688 ohms - 4'b0010 = 611 ohms - 4'b0011 = 550 ohms - 4'b0100 = 500 ohms - 4'b0101 = 458 ohms - 4'b0110 = 393 ohms - 4'b0111 = 344 ohms Note: DQS resistor must be connected for LPDDR2 and LPDDR3.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGLB</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gate I/O Loopback. Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate. This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are: - 2'b00 = Pad-sided loopback of gate signal from PUB is used for gating - 2'b01 = Core-sided loopback of gate signal from PUB is used for gating - 2'b10 = DQS# SE signal from PDIFF I/O is is used for gating - 2'b11 = DQS SE signal from PDIFF I/O is used for gating</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Master Delay Line Enable. Enables, if set, all DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the MDLEN bit in the individual DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXIOM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the IOM configuration bit of the individual DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the ODT configuration bit of the individual DATX8.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x90</reg_address>
        <reg_name publish_address="0x90" publish_instance="SNPS_PHY">DSGCR</reg_name>
        <reg_mnemonic>DSGCR</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PHYZUEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PHY Impedance Update Enable. Specifies, if set, that upon a DFI PHY-initiated update request, in addition to DDL VT update, the PHY should also perform impedance calibration (update) whenever there is a DFI update request from the PHY.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RRRMODE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path. Otherwise if not set the PHY mission mode for the read path is running in rise-to-fall mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSTOE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>SDRAM Reset Output Enable. Enables, when set, the output driver on the I/O for SDRAM RST# pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20:19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Single Data Rate Mode. Configures if the controller or the PHY is configured to run in single data rate (SDR) mode. The default is both the controller and the PHY running in half data rate (HDR) mode. Valid values are: - 2'b00 = SDR mode is off. Both controller and PHY run in HDR mode - 2'b01 = Controller runs in SDR mode; PHY runs in HDR mode - 2'b10 - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WRRMODE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path. Otherwise if not set the PHY mission mode for the write path is running in rise-to-fall mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ATOAE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ATO Analog Test Enable. Enables, if set, the analog test output (ATO) I/O.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTOOE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DTO Output Enable. Enables, when set, the output driver on the I/O for DTO pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTOIOM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DTO I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for DTO pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTOPDR</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>DTO Power Down Receiver. Powers down, when set, the input receiver on the I/O for DTO pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_13</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTOODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for DTO pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PUAD</bit_name>
            <bit_default>0100</bit_default>
            <bit_description>
              <paragraph>PHY Update Acknowledge Delay. Specifies the number of clock cycles that the indication for the completion of PHY update from the PHY to the controller should be delayed. This essentially delays, by this many clock cycles, the de-assertion of dfi_ctrlup_ack and dfi_phyupd_req signals relative to the time when the delay lines or I/Os are updated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGX</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>DQS Gate Extension. Specifies if set that the read DQS gate will be extended. This should be set ONLY when used with DQS pulldown and DQSn pullup. Valid settings are: - 2'b00 = Do not extend the gate - 2'b01 = Extend the gate by 1/2 tCK in both directions (but never earlier than zero read latency) - 2'b10 = Extend the gate earlier by1/2 tCK and later by 2 * tCK (to facilitate LPDDR2/LPDDR3 usage without training for systems supporting up to 800Mbps) - 2'b11 = Extend the gate earlier by 1/2 tCK and later by 3 * tCK (to facilitate LPDDR2/LPDDR3 usage without training for systems supporting up to 1600Mbps)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CUAEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Controller Update Acknowledge Enable. Specifies, if set, that the PHY should issue controller update acknowledge when the DFI controller update request is asserted. By default the PHY does not acknowledge controller initiated update requests but simply does an update whenever there is a controller update request. This speeds up the update.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LPPLLPD</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Low Power PLL Power Down. Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the PGCR3.LPWAKEUP_THRSH. LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make phy go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req and dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in terms of number clock cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LPIOPD</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Low Power I/O Power Down. Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the I/Os of the byte. Note: In shared-AC dual-channel mode, if both channels are in low-power mode and ACPDDC is set, the AC signals are powered down as well.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CTLZUEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Controller Impedance Update Enable. Specifies, if set, that upon a DFI controller-initiated update request, in addition to DDL VT update, the PHY should also perform impedance calibration (update) whenever there is a DFI update request from the controller.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BDISEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Byte Disable Enable. Specifies if set that the PHY should respond to DFI byte disable request. Otherwise the byte disable from the DFI is ignored in which case bytes can only be disabled using the DXnGCR register.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PUREN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>PHY Update Request Enable. Specifies if set, that the PHY should issue PHY-initiated update request when there is DDL VT drift.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x98</reg_address>
        <reg_name publish_address="0x98" publish_instance="SNPS_PHY">ODTCR</reg_name>
        <reg_mnemonic>ODTCR</reg_mnemonic>
        <reg_description>
          <paragraph>This register configures how ODT should be controlled on the different ranks when writing or reading a particular rank. This provides full flexibility on how the overall termination of the SDRAM system is set depending on how many ranks are used and whether the DIMM slots are occupied or not. For example, assume the system is a 2-rank configuration and during Read commands the user wishes to always enable the ODT on the SDRAM which is not providing the Read data. In this case, the user would write "000000000010" to RDODT of rank 0 and "000000000001" to RDODT of rank 1. The ODTC registers are indirectly accessed. Each rank has its own copy of ODTCR values in the same ODTCR register. These rank-specific register fields can be accessed (written or read) from the register port by specifying the rank in the Rank ID register (RANKIDR). For Direct or Encoded Quad mode, only 2 ODT pins are used for every 4 ranks. ODT[0] is shared between rank 0 and rank 2 and ODT[1] is shared between rank 1 and rank 3 of every DIMM. Therefore the Read ODT must be programmed to reflect this by making sure for every 4 ranks the even ranks match and the odd ranks match. So for an 8 rank system the Read ODT may be as follows - RDODT_rank0 8'b11111010 - RDODT_rank1 8'b11110101 - RDODT_rank2 8'b11111010 - RDODT_rank3 8'b11110101 - RDODT_rank4 8'b10101111 - RDODT_rank5 8'b01011111 - RDODT_rank6 8'b10101111 - RDODT_rank7 8'b01011111 For Shared AC, when setting RDODT, the bit for the rank being accessed must be set to 0. Additionally the bits for all the ranks in the other channel must be set to 0 as well. The ranks that are in the same channel as the one being accessed can be set to 1'b0 or 1'b1.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_28</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WRODT</bit_name>
            <bit_default>0000 0000 0001</bit_default>
            <bit_description>
              <paragraph>Write ODT. Specifies whether ODT should be enabled (1'b1) or disabled (1'b0) on each of the up to 12 ranks when a write command is sent to rank n, n=0 to 11. Each rank has its own 12-bit WRODT field which is indirectly accessed using RANKIDR register. The 12 bits of the field each represent a rank, the LSB being rank 0 and the MSB being rank 11. Default is to enable ODT only on rank being written to. The default shown in this register is for rank 0, the default for the other ranks will have the nth bit set where n corresponds to the number of the rank. For example: - If RANKIDR.RANKRID = 0xB, then WRODT value after reset = 0x800 - If RANKIDR.RANKRID = 0xA, then WRODT value after reset = 0x400 - If RANKIDR.RANKRID = 0x9, then WRODT value after reset = 0x200 - If RANKIDR.RANKRID = 0x8, then WRODT value after reset = 0x100 - If RANKIDR.RANKRID = 0x7, then WRODT value after reset = 0x080 - If RANKIDR.RANKRID = 0x6, then WRODT value after reset = 0x040 - If RANKIDR.RANKRID = 0x5, then WRODT value after reset = 0x020 - If RANKIDR.RANKRID = 0x4, then WRODT value after reset = 0x010 - If RANKIDR.RANKRID = 0x3, then WRODT value after reset = 0x008 - If RANKIDR.RANKRID = 0x2, then WRODT value after reset = 0x004 - If RANKIDR.RANKRID = 0x1, then WRODT value after reset = 0x002 - If RANKIDR.RANKRID = 0x0, then WRODT value after reset = 0x001</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_12</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDODT</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read ODT. Specifies whether ODT should be enabled (1'b1) or disabled (1'b0) on each of the up to 12 ranks when a read command is sent to rank n, n=0 to 11. Each rank has its own 12-bit RDODT field which is indirectly accessed using RANKIDR register. The 12 bits of the field each represent a rank, the LSB being rank 0 and the MSB being rank 11. Default is to disable ODT during reads.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA0</reg_address>
        <reg_name publish_address="0xA0" publish_instance="SNPS_PHY">AACR</reg_name>
        <reg_mnemonic>AACR</reg_mnemonic>
        <reg_description>
          <paragraph>This register controls the anti-aging feature and how the feature is applied to the DWC_DDRPHYDATX8 macros when the pub input pin ctlr_idle is asserted.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>AAOENC</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables if set anti-aging toggling on the pad output enable signal ctl_oe_n going into the DATX8s. This will increase power consumption for the anti-aging feature.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>AAENC</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables if set the automatic toggling of the data going to the DATX8 when the data channel from the controller/PUB to DATX8 is idle for programmable number of clock cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>AATR</bit_name>
            <bit_default>00 0000 0000 0000 0000 0000 1111 1111</bit_default>
            <bit_description>
              <paragraph>Defines the number of controller clock (ctl_clk) cycles after which the PUB will toggle the data going to DATX8 if the data channel between the controller/PUB and DATX8 has been idle for this long. The default value of the AATR correspond to a toggling count of 4096 ctl_clk cycles. For a ctl_clk running at 533MHz the toggle rate will be approximately 7.68us.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xC0</reg_address>
        <reg_name publish_address="0xC0" publish_instance="SNPS_PHY">GPR0</reg_name>
        <reg_mnemonic>GPR0</reg_mnemonic>
        <reg_description>
          <paragraph>GPR0 is an optional register that may be used at the chip level for general purpose control. This register is configured to be included in the PUB by defining the DWC_DDRPHY_GPR Verilog macro. The default (reset) values of these registers can also be configured at compile time using the DWC_GPR0_DFLT parameter</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GPR0</bit_name>
            <bit_default>0000 0001 1100 0000 0010 0110 1010 1010</bit_default>
            <bit_description>
              <paragraph>General Purpose Register 0. General purpose register bits.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xC4</reg_address>
        <reg_name publish_address="0xC4" publish_instance="SNPS_PHY">GPR1</reg_name>
        <reg_mnemonic>GPR1</reg_mnemonic>
        <reg_description>
          <paragraph>GPR1 is an optional register that may be used at the chip level for general purpose control. This register is configured to be included in the PUB by defining the DWC_DDRPHY_GPR Verilog macro. The default (reset) values of these registers can also be configured at compile time using the DWC_GPR1_DFLT parameter</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GPR1</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>General Purpose Register 1. General purpose register bits.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x100</reg_address>
        <reg_name publish_address="0x100" publish_instance="SNPS_PHY">DCR</reg_name>
        <reg_mnemonic>DCR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to configure the DRAM system.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UBG</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Indicates if set that BG[1] pin of PHY is unused and not connected to the memory. Eg. UDIMM x16. In such scenario, Output Enable for BG[1] IO may be disabled from ACIOCR3.BGOEMODE register field.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDIMM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Indicates if set that there is address mirroring on the second rank of an un-buffered DIMM (the rank connected to CS#[1]). In this case, the PUB re-scrambles the bank and address when sending mode register commands to the second rank. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments when using an un-buffered DIMM. DCR[NOSRA] must be set if address mirroring is enabled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DDR2T</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DDR 2T Timing. Indicates if set that 2T timing should be used by PUB internally generated SDRAM transactions. Note: This BIST should be programmed to 1'b0 during AC BIST loopback.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>NOSRA</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>No Simultaneous Rank Access. Specifies if set that simultaneous rank access on the same clock cycle is not allowed. This means that multiple chip select signals should not be asserted at the same time. This may be required on some DIMM systems.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_26_18</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BYTEMASK</bit_name>
            <bit_default>0000 0001</bit_default>
            <bit_description>
              <paragraph>Byte Mask. Mask applied to all beats of read data on all bytes lanes during read DQS gate training. This allows training to be conducted based on selected bit(s) from the byte lanes. - x8 devices have read data bits DQ[7:0] masked by BYTEMASK [17:10] with a bit correspondence - Two x4 devices have read data bits masked with the following relationship: - - The lower x4 Device DQ[3:0] masked by BYTEMASK [13:10] with a bit correspondence - - The upper x4 Device DQ[3:0] masked by BYTEMASK [17:14] with a bit correspondence Note: This mask applies in DDR3 MPR operation mode as well and must be in keeping with the PDQ field setting above.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DDRTYPE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>DDR Type. Selects the DDR type for the specified DDR mode. Valid values for LPDDR2 are: - 2'b00 = LPDDR2-S4 - 2'b01 = LPDDR2-S2 - 2'b10 = LPDDR2-NVM - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MPRDQ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Specifies the value that is driven on non-primary DQ pins during MPR reads. Valid values are: - 1'b0 = Primary DQ drives out the data from MPR (0-1-0-1); non-primary DQs drive 1'b0 - 1'b1 = Primary DQ and non-primary DQs all drive the same data from MPR (0-1-0-1) Note: DDR4 and DDR3 only.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDQ</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Primary DQ. Specifies the DQ pin in a byte that is designated as a primary pin for Multi-Purpose Register (MPR) reads. Valid values are 0 to 7 for DQ[0] to DQ[7] respectively. Note: DDR4 and DDR3 only.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DDR8BNK</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Indicates if set that the SDRAM used has 8 banks. tRPA= tRP+1 and tFAW are used for 8-bank DRAMs, other tRPA = tRP and no tFAW is used. Note that a setting of 1 for DRAMs that have fewer than 8 banks still results in correct functionality but less tighter DRAM command spacing for the parameters described here.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DDRMD</bit_name>
            <bit_default>011 </bit_default>
            <bit_description>
              <paragraph>DDR Mode. SDRAM DDR mode. Valid values are: - 3'b000 = LPDDR2 - 3'b001 = LPDDR3 - 3'b010 = Reserved - 3'b011 = DDR3 - 3'b100 = DDR4 - 3'b101 3'b111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x110</reg_address>
        <reg_name publish_address="0x110" publish_instance="SNPS_PHY">DTPR0</reg_name>
        <reg_mnemonic>DTPR0</reg_mnemonic>
        <reg_description>
          <paragraph>Various timings for the SDRAM are programmable for compatibility with different speed grades or different vendors. These timing parameters are in DRAM clock cycles and are derived from corresponding parameters in the DRAM datasheet divided by the clock cycle time. Non-integer values should be rounded up to the next integer. All the default values shown in the following tables are in decimal format and correspond to the highest speed the PHY can be compiled for, i.e. JEDEC DDR3-2133N speed grade. This corresponds to DRAM bit rate of 2133Mbps, DRAM clock frequency of 1066MHz, controller clock frequency of 533MHz, and configuration or APB clock frequency of 533MHz. Refer to the DRAM datasheet for detailed description about these timing parameters.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRRD</bit_name>
            <bit_default>00 0111</bit_default>
            <bit_description>
              <paragraph>Activate to activate command delay (different banks). Valid values are 1 to 63. For DDR4, this field must be set to tRRD_L which is the larger of the two tRRD values specified for this protocol (tRRD_L and tRRD_S).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRAS</bit_name>
            <bit_default>010 0100</bit_default>
            <bit_description>
              <paragraph>Activate to precharge command delay. Valid values are 2 to 127.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRP</bit_name>
            <bit_default>000 1110</bit_default>
            <bit_description>
              <paragraph>Precharge command period. The minimum time between a precharge command and any other command. Valid values are 2 to 127. In LPDDR3 mode, PUB adds an offset of 8 to the register value, so valid range is 8 to 135.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_4</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRTP</bit_name>
            <bit_default>1000</bit_default>
            <bit_description>
              <paragraph>Internal read to precharge command delay. Valid values are 2 to 15.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x114</reg_address>
        <reg_name publish_address="0x114" publish_instance="SNPS_PHY">DTPR1</reg_name>
        <reg_mnemonic>DTPR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TWLMRD</bit_name>
            <bit_default>10 1000</bit_default>
            <bit_description>
              <paragraph>Minimum delay from when write leveling mode is programmed to the first DQS/DQS# rising edge.. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TFAW</bit_name>
            <bit_default>0010 0110</bit_default>
            <bit_description>
              <paragraph>No more than 4-bank activate commands may be issued in a given tFAW period. Only applies to 8-bank devices. Valid values are 2 to 511.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_11</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TMOD</bit_name>
            <bit_default>100 </bit_default>
            <bit_description>
              <paragraph>Load mode update delay. The minimum time between a load mode register command and a non-load mode register command. Note: For DDR4 and DDR3 only. Valid values for DDR4 are: - 3'b000 = 24 - 3'b001 = 25 - 3'b010 = 26 - 3'b011 = 27 - 3'b100 = 28 - 3'b101 = 29 - 3'b110 = 30 - 3'b111 = Reserved Valid values for DDR3 are: - 3'b000 = 12 - 3'b001 = 13 - 3'b010 = 14 - 3'b011 = 15 - 3'b100 = 16 - 3'b101 = 17 - 3'b110 - 3'b111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_5</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TMRD</bit_name>
            <bit_default>0 0110</bit_default>
            <bit_description>
              <paragraph>Load mode cycle time. The minimum time between a load mode register command and any other command. For DDR3 this is the minimum time between two load mode register commands. The exact value programmed here is used in the PUB for the load mode cycle time. This value is also used for tMRD_PDA and must be set to sufficient value if PDA mode is used.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x118</reg_address>
        <reg_name publish_address="0x118" publish_instance="SNPS_PHY">DTPR2</reg_name>
        <reg_mnemonic>DTPR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_29</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRTW</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read to Write command delay. Valid values are: - 1'b0 = standard bus turn around delay - 1'b1 = add 1 clock to standard bus turn around delay This parameter allows the user to increase the delay between issuing Write commands to the SDRAM when preceded by Read commands. This provides an option to increase bus turn-around margin for high frequency systems.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_27_25</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRTODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read to ODT delay. Specifies whether ODT can be enabled immediately after the read post-amble or one clock delay has to be added. Valid values are: - 1'b0 = ODT may be turned on immediately after read post-amble - 1'b1 = ODT may not be turned on until one clock after the read post-amble If tRTODT is set to 1'b1, then the read-to-write latency is increased by 1 if ODT is enabled. Note: DDR4 and DDR3 only.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_20</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TCKE</bit_name>
            <bit_default>0110</bit_default>
            <bit_description>
              <paragraph>CKE minimum pulse width. Specifies the minimum time that the SDRAM must remain in power down or self refresh mode. For DDR3 this parameter must be set to the value of t CKESR which is usually bigger than the value of tCKE. Valid values are 2 to 15.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_10</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TXS</bit_name>
            <bit_default>10 0000 0000</bit_default>
            <bit_description>
              <paragraph>Self refresh exit delay. The minimum time between a self refresh exit command and any other command that do not require the DLL to lock. This parameter must be set to the maximum of the various minimum self refresh exit delay parameters specified in the SDRAM datasheet, i.e. max(tXS, tXSR). Valid values are 2 to 1023. For commands that require the DLL to lock, DTPTR3.tDLLK parameter is used for the tXSDLL DRAM parameter.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x11C</reg_address>
        <reg_name publish_address="0x11C" publish_instance="SNPS_PHY">DTPR3</reg_name>
        <reg_mnemonic>DTPR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TOFDX</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>The delays are in clock cycles. Valid values are: - 3'b000 = 0 - 3'b001 = 1 - 3'b010 = 2 - 3'b011 = 3 - 3'b100 = 4 - 3'b101 = 5 - 3'b110 = 6 - 3'b111 = 7 Delays ODT turnoff by Extending ODT on time by 0-7 cycles for all PUB-initiated transactions.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TCCD</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Read to read and write to write command delay. When in DDR4 mode of operation this field is not used. Valid values are: - 3'b000 = BL - 3'b001 = BL + 1 - 3'b010 - 3'b111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDLLK</bit_name>
            <bit_default>01 1000 0000</bit_default>
            <bit_description>
              <paragraph>DLL locking time. The PUB adds an offset of 128 to this programmed register value to derived the final tDLLK value. Valid values are 0 to 1023, giving valid tDLLK values of 128 to 1151. Default value gives tDLLK value of 512. This register is also used for DRAM tXSDLL timing parameter.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_11</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDQSCKMAX</bit_name>
            <bit_default>001 </bit_default>
            <bit_description>
              <paragraph>Maximum DQS output access time from CK/CK#. This value is used for implementing read-to-write spacing. Valid values are 1 to 7. Note: For LPDDR3 and LPDDR2 only.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_3</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDQSCK</bit_name>
            <bit_default>001 </bit_default>
            <bit_description>
              <paragraph>DQS output access time from CK/CK#. This value is used for computing the read latency. Valid values are 1 to 7. This value is derived from the corresponding parameter in the SDRAM datasheet divided by the clock cycle time, rounded down if not a whole number.Note: For LPDDR3 and LPDDR2 only.In DDR3/DDR4 this field can specify extra cycles for read latency when using DRAMs in dll off mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x120</reg_address>
        <reg_name publish_address="0x120" publish_instance="SNPS_PHY">DTPR4</reg_name>
        <reg_mnemonic>DTPR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TAOND_TAOFD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>The delays are in clock cycles. Valid values are: - 2'b00 = 2/2.5 - 2'b01 = 3/3.5 - 2'b10 = 4/4.5 - 2'b11 = 5/5.5 Most DDR2 devices utilize a fixed value of 2/2.5. For non-standard SDRAMs, the user must ensure that the operational Write Latency is always greater than or equal to the ODT turn-on delay. For example, a DDR2 SDRAM with CAS latency set to 3 and CAS additive latency set to 0 has a Write Latency of 2. Thus 2/2.5 can be used, but not 3/3.5 or higher.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_27_26</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRFC</bit_name>
            <bit_default>01 0111 0110</bit_default>
            <bit_description>
              <paragraph>Indicates the minimum time, in clock cycles, between two refresh commands or between a refresh and an active command. This is derived from the minimum refresh interval from the datasheet, tRFC(min), divided by the clock cycle time. The default number of clock cycles is for the largest JEDEC t RFC(min parameter value supported.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_12</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TWLO</bit_name>
            <bit_default>1000</bit_default>
            <bit_description>
              <paragraph>Write leveling output delay. Number of clock cycles from when write leveling DQS is driven high by the control block to when the results from the SDRAM on DQ is sampled by the control block. This must include the SDRAM tWLO timing parameter plus the round trip delay from control block to SDRAM back to control block.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_5</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TXP</bit_name>
            <bit_default>1 1010</bit_default>
            <bit_description>
              <paragraph>Power down exit delay. The minimum time between a power down exit command and any other command. This parameter must be set to the maximum of the various minimum power down exit delay parameters specified in the SDRAM datasheet, i.e. max(tXP, tXPDLL). Valid values are 2 to 31.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x124</reg_address>
        <reg_name publish_address="0x124" publish_instance="SNPS_PHY">DTPR5</reg_name>
        <reg_mnemonic>DTPR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRC</bit_name>
            <bit_default>0011 0010</bit_default>
            <bit_description>
              <paragraph>Activate to activate command delay (same bank). Valid values are 2 to 255.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TRCD</bit_name>
            <bit_default>000 1110</bit_default>
            <bit_description>
              <paragraph>Activate to read or write delay. Minimum time from when an activate command is issued to when a read or write to the activated row can be issued. Valid values are 2 to 127. In LPDDR3 mode, PUB adds an offset of 8 to the register value, so valid range is 8 to 135.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_5</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TWTR</bit_name>
            <bit_default>0 1000</bit_default>
            <bit_description>
              <paragraph>Internal write to read command delay. Valid values are 1 to 18.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x128</reg_address>
        <reg_name publish_address="0x128" publish_instance="SNPS_PHY">DTPR6</reg_name>
        <reg_mnemonic>DTPR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PUBWLEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PUB Write Latency Enable. Specifies, if set, that the PUB should use the write latency specified in DTPR6.PUBWL. Otherwise, if not set, the PUB write latency is automatically calculated from the mode register settings.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PUBRLEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PUB Read Latency Enable. Specifies, if set, that the PUB should use the read latency specified in DTPR6.PUBRL. Otherwise, if not set, the PUB read latency is automatically calculated from the mode register settings.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_29_14</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PUBWL</bit_name>
            <bit_default>00 0101</bit_default>
            <bit_description>
              <paragraph>PUB Write Latency. Specifies the write latency that should be used inside the PUB when DTPTR6.PUBWLEN is set to 1. If PUBWLEN is not set, then the PUB write latency is automatically calculated from the mode register settings. Valid values for PUBWL are 1 to 31.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PUBRL</bit_name>
            <bit_default>00 0101</bit_default>
            <bit_description>
              <paragraph>PUB Read Latency. Specifies the read latency that should be used inside the PUB when DTPTR6.PUBRLEN is set to 1. Valid values are 1 to 31. If PUBRL is not set, then the PUB read latency is automatically calculated from the mode register settings.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x140</reg_address>
        <reg_name publish_address="0x140" publish_instance="SNPS_PHY">RDIMMGCR0</reg_name>
        <reg_mnemonic>RDIMMGCR0</reg_mnemonic>
        <reg_description>
          <paragraph>RDIMM General Configuration Registers are used to configure and control the PUB and the PHY for RDIMM support.. RDIMMGCR0 have several register controls for the RDIMM-specific I/Os (PARITY, ALERTN, QCSEN#, and MIRROR). Only those controls that require individualized control (such as power-down, termination, and I/O mode) is included in the register. Other common I/O controls, such as slew rate, I/O DDR mode, and I/O loop-back are controlled from common registers such as ACIOCRn and PGCR1.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MIRROR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RDIMM Mirror. Selects between two different ballouts of the RDIMM buffer chip for front or back operation. This register bit controls the buffer chip MIRROR signal.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>QCSEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RDMIMM Quad CS Enable. Enables, if set, the Quad CS mode for the RDIMM registering buffer chip. This register bit controls the buffer chip QCSEN# signal.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MIRROROE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>MIRROR Output Enable. Enables, when set, the output driver on the I/O for MIRROR pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>QCSENOE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>QCSEN# Output Enable. Enables, when set, the output driver on the I/O for QCSEN# pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDIMMIOM</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>RDIMM Outputs I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for QCSEN# and MIRROR pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDIMMPDR</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>RDIMM Outputs Power Down Receiver. Powers down, when set, the input receiver on the I/O for QCSEN# and MIRROR pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_25</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDIMMODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for QCSEN# and MIRROR pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ERROUTOE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ERROUT# Output Enable. Enables, when set, the output driver on the I/O for ERROUT# pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ERROUTIOM</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>ERROUT# I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for ERROUT# pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ERROUTPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ERROUT# Power Down Receiver. Powers down, when set, the input receiver on the I/O for ERROUT# pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_20</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ERROUTODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for ERROUT# pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LRDIMM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Load Reduced DIMM. Indicates if set that a Load Reduced DIMM is used. In this case, the PUB enforces that accesses adhere to LRDIMM buffer chip and modifies init and training sequences accordingly. Note: This field is a reserved field in the PUB. Returns zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PARINIOM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PAR_IN I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for PAR_IN pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PARINPDR</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>PAR_IN Power Down Receiver. Powers down, when set, the input receiver on the I/O for PAR_IN pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PARINODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for PAR_IN pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_13_3</bit_name>
            <bit_default>000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SOPERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Stop on Parity Error. Stops PUB transactions when RDIMM parity error is asserted. This bit should be programmed to 1'b0 when the PUB is executing BIST in loopback mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ERRNOREG</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Parity Error No Registering. Indicates, if set, that parity error signal from the RDIMM should be passed to the DFI controller without any synchronization or registering. Otherwise, the error signal is synchronized.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDIMM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Registered DIMM. If set, indicates that a registered DIMM is used. For PUB internal SDRAM transactions, the PUB enforces that accesses adhere to RDIMM buffer chip. Transactions generated by the controller make adjustments to WL/RL when using a registered DIMM. Note: The DCR.NOSRA must be set to 1'b1 if using the standard RDIMM buffer chip so that normal DRAM accesses do not assert multiple chip select bits at the same time.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x144</reg_address>
        <reg_name publish_address="0x144" publish_instance="SNPS_PHY">RDIMMGCR1</reg_name>
        <reg_mnemonic>RDIMMGCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A17BID</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Disables, when set, the B-Side inversion of address bit A[17]. Required to prevent inversion of A[17] and from causing parity errors for DDR4 RDIMM implementations. This is necessary for implementations where the PUB supports 18 address bits but A[17] is not connected to the DDR4 register on the board. This is a per RCD setting where A17BID[0] corresponds to RCD0, A17BID[1] to RCD1 and so on, up to 4 RCDs.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_27</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TBCMRD_L2</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Command word to command word programming delay. Number of DRAM clock cycles between two RDIMM buffer chip command programming accesses for RC0F and RC0D. The value used for tBCMRD_L2 is 32 plus the value programmed in these bits, i.e. tBCMRD_L2 value ranges from 32 to 39. This parameter corresponds to the buffer chip tMRD_L2. parameter.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TBCMRD_L</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Command word to command word programming delay. Number of DRAM clock cycles between two RDIMM buffer chip command programming accesses for RC03, RC04, RC05 and RC0B. The value used for t BCMRD_L is 16 plus the value programmed in these bits, i.e. tBCMRD_L value ranges from 16 to 23. This parameter corresponds to the buffer chip t MRD_L parameter.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_19</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TBCMRD</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Command word to command word programming delay. Number of DRAM clock cycles between two RDIMM buffer chip command programming accesses. The value used for tBCMRD is 8 plus the value programmed in these bits, i.e. tBCMRD value ranges from 8 to 15. This parameter corresponds to the buffer chip tMRD parameter. The minimum value programmed for this register should be equivalent to tMRD..</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TBCSTAB</bit_name>
            <bit_default>00 1100 1000 0000</bit_default>
            <bit_description>
              <paragraph>Stabilization time. Number of DRAM clock cycles for the RDIMM buffer chip to stabilize. This parameter corresponds to the buffer chip tSTAB parameter. Default value is in decimal format and corresponds to 6us at 533MHz.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x148</reg_address>
        <reg_name publish_address="0x148" publish_instance="SNPS_PHY">RDIMMGCR2</reg_name>
        <reg_mnemonic>RDIMMGCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CRINT</bit_name>
            <bit_default>0000 0011 1111 1111 1111 1111 1011 1111</bit_default>
            <bit_description>
              <paragraph>Control Registers Initialization Enable. Indicates which RDIMM buffer chip control registers (RC0 to RC15) should be initialized (written) when the PUB is triggered to initialize the buffer chip. A setting of 1'b1 on CRINIT[n] bit means that CRn should be written during initialization.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x150</reg_address>
        <reg_name publish_address="0x150" publish_instance="SNPS_PHY">RDIMMCR0</reg_name>
        <reg_mnemonic>RDIMMCR0</reg_mnemonic>
        <reg_description>
          <paragraph>RDIMM Control Registers (RDIMMCR0-1) are used to mirror the register bits of the RDIMM buffer control words. The RDIMM buffer chip has sixteen control words. These are referred to as RC0 to RC15 in the RDIMM Buffer JEDEC specification. The following table describes the bits of the PUB RDIMMCR registers and how they correspond to RDIMM buffer control words.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC7</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 7. Reserved. Free to use by vendor.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC6</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 6. Reserved. Free to use by vendor.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC5</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 5. CK Driver Characteristics Control Word. RC5[1:0] is driver settings for clock Y1, Y1#, Y3, and Y3# outputs, and RC5[3:2] is driver settings for clock Y0, Y0#, Y2, and Y2# outputs. Bit definitions are: - 2'b00 = Light drive (4 or 5 DRAM loads) - 2'b01 = Moderate drive (8 or 10 DRAM loads) - 2'b10 = Strong drive (16 or 20 DRAM loads) - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC4</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 4. Control Signals Driver Characteristics Control Word. RC4[1:0] is driver settings for control A outputs, and RC4[3:2] is driver settings for control B outputs. Bit definitions are: - 2'b00 = Light drive (4 or 5 DRAM loads) - 2'b01 = Moderate drive (8 or 10 DRAM loads) - 2'b10 = Reserved - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC3</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 3. Command/Address Signals Driver Characteristics Control Word. RC3[1:0] is driver settings for command/address A outputs, and RC3[3:2] is driver settings for command/address B outputs. Bit definitions are: - 2'b00 = Light drive (4 or 5 DRAM loads) - 2'b01 = Moderate drive (8 or 10 DRAM loads) - 2'b10 = Strong drive (16 or 20 DRAM loads) - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC2</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 2. Timing Control Word. Bit definitions are: - RC2[0]: 0 = Standard (1/2 clock) pre-launch, 1 = Prelaunch controlled by RC12. - RC2[1]: 0 = Reserved. - RC2[2]: 0 = 100 Ohm input bus termination, 1 = 150 Ohm input bus termination. - RC2[3]: 0 = Operation frequency band 1, 1 = Test mode frequency band 2.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC1</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 1. Clock Driver Enable Control Word. Bit definitions are: - RC1[0]: 0 = Y0/Y0# clock enabled, 1 = Y0/Y0# clock disabled. - RC1[1]: 0 = Y1/Y1# clock enabled, 1 = Y1/Y1# clock disabled. - RC1[2]: 0 = Y2/Y2# clock enabled, 1 = Y2/Y2# clock disabled. - RC1[3]: 0 = Y3/Y3# clock enabled, 1 = Y3/Y3# clock disabled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC0</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 0. Global Features Control Word. Bit definitions are: - RC0[0]: 0 = Output inversion enabled, 1 = Output inversion disabled. - RC0[1]: 0 = Floating outputs disabled, 1 = Floating outputs enabled. - RC0[2]: 0 = A outputs enabled, 1 = A outputs disabled. - RC0[3]: 0 = B outputs enabled, 1 = B outputs disabled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x154</reg_address>
        <reg_name publish_address="0x154" publish_instance="SNPS_PHY">RDIMMCR1</reg_name>
        <reg_mnemonic>RDIMMCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC15</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 15. Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC14</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 14. Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC13</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 13. Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC12</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 12. Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC11</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 11. Operating Voltage VDD Control Word. RC10[1:0] is VDD operating voltage setting as follows: - 2'b00 = DDR3 1.5V mode - 2'b01 = DDR3L 1.35V mode - 2'b10 = Reserved - 2'b11 = Reserved Note: RC10[3:2] is reserved.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC10</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 10. RDIMM Operating Speed Control Word. RC10[2:0] is RDIMM operating speed setting as follows: - 3'b000 = DDR3/DDR3L-800 - 3'b001 = DDR3/DDR3L-1066 - 3'b010 = DDR3/DDR3L-1333 - 3'b011 = DDR3/DDR3L-1600 - 3'b100 = Reserved - 3'b101 = Reserved - 3'b110 = Reserved - 3'b111 = Reserved Note: RC10[3] is don't care.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC9</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 9. Power Saving Settings Control Word. Bit definitions are: - RC9[0]: 0 = Floating outputs as defined in RC0, 1 = Weak drive enabled. - RC9[1]: 0 = Reserved - RC9[2]: 0 = CKE power down with IBT ON, QxODT is a function of DxODT, 1 = CKE power down with IBT off, QxODT held LOW. RC9[2] is valid only when RC9[3] is 1. - RC9[3]: 0 = CKE power down mode disabled, 1 = CKE power down mode enabled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC8</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Control Word 8. Additional Input Bus Termination Setting Control Word. RC8[2:0] is Input Bus Termination (IBT) setting as follows: - 3'b000 = IBT as defined in RC2. - 3'b001 = Reserved - 3'b010 = 200 Ohm - 3'b011 = Reserved - 3'b100 = 300 Ohm - 3'b101 = Reserved - 3'b110 = Reserved - 3'b111 = Off Note: RC8[3]: 0 = IBT off when MIRROR is HIGH, 1 = IBT on when MIRROR is high.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x158</reg_address>
        <reg_name publish_address="0x158" publish_instance="SNPS_PHY">RDIMMCR2</reg_name>
        <reg_mnemonic>RDIMMCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC4X</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RC4X. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC3X</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RC3X. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC2X</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RC2X. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC1X</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RC1X. -</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x15C</reg_address>
        <reg_name publish_address="0x15C" publish_instance="SNPS_PHY">RDIMMCR3</reg_name>
        <reg_mnemonic>RDIMMCR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC8X</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RC8X. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC7X</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RC7X. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC6X</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RC6X. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC5X</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RC5X. -</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x160</reg_address>
        <reg_name publish_address="0x160" publish_instance="SNPS_PHY">RDIMMCR4</reg_name>
        <reg_mnemonic>RDIMMCR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RCXX</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RCXX. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RCBX</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RB3X. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RCAX</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RCAX. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RC9X</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Control Word RC9X. -</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x168</reg_address>
        <reg_name publish_address="0x168" publish_instance="SNPS_PHY">SCHCR0</reg_name>
        <reg_mnemonic>SCHCR0</reg_mnemonic>
        <reg_description>
          <paragraph>Scheduler Command registers 0-1 can be used to issue single commands to the SDRAM as well as control the SDRAM RESET, CK CKE, and ODT.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SCHDQV</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Scheduler Command DQ Value. Specifies the value to be driven on the DQ bus during a mode register set command in per-DRAM addressability mode (DDR4 only). Each bit specifies a value to be driven on all DQ bits for a lane. Bit [0] is for the DQ bits on lane 0, bit [1] is for the DQ bits on lane 1, etc.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_12</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SP_CMD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Scheduler Special Commands. Only applicable when CMD field is set to SPECIAL_COMMAND (4'b0111). Valid values are: - 4'b0000 = RESET_LO - 4'b0001 = RESET_HI - 4'b0010 = CKE_LO - 4'b0011 = CKE_HI - 4'b0100 = CK_STOP - 4'b0101 = CK_START - 4'b0110 = ODT_ON - 4'b0111 = ODT_OFF - 4'b1000 - 4'b1101 = Reserved - 4'b1110 = RDIMMCRW - 4'b1111 = MODE_EXIT</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CMD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Scheduler Command. Specifies the Command to be issued. Valid values are: - 4'b0000 = NOP - 4'b0001 = LOAD_MODE - 4'b0010 = SELF_REFRESH - 4'b0011 = REFRESH - 4'b0100 = PRECHARGE - 4'b0101 = PRECHAREGE_ALL - 4'b0110 = ACTIVATE - 4'b0111 = SPECIAL_COMMAND - 4'b1000 = WRITE - 4'b1001 = WRITE_PRECHG - 4'b1010 = READ - 4'b1011 = READ_PRECHG - 4'b1100 = ZQCAL_SHORT - 4'b1101 = ZQCAL_LONG - 4'b1110 = POWER_DOWN - 4'b1111 = SDRAM_NOP</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SCHTRIG</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Mode Register Command Trigger. A write of 1'b1 to this bit triggers the mode register command FSM to issue commands specified in bits [11:2] of this register. A bit setting of 1'b1 means the step will be executed as part of the sequence, while a setting of 1'b0 means the step will be bypassed. Note: The Mode Register Set trigger bit is self-clearing.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x16C</reg_address>
        <reg_name publish_address="0x16C" publish_instance="SNPS_PHY">SCHCR1</reg_name>
        <reg_mnemonic>SCHCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SCRNK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Scheduler Rank Address. When set a the corresponding mode register is accessed. Only valid when the ALLRANK value is 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SCADDR</bit_name>
            <bit_default>0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Scheduler Command Address. Specifies the value to be driven on the address bus.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SCBG</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Scheduler Command Bank Group. Specifies the value to be driven on BG[1:0].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SCBK</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Scheduler Command Bank Address. Specifies the value to be driven on BA[1:0] .</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_3</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ALLRANK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>All Ranks Enabled. When set the commands issued by the mode register command FSM are set to all ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x180</reg_address>
        <reg_name publish_address="0x180" publish_instance="SNPS_PHY">MR0</reg_name>
        <reg_mnemonic>MR0</reg_mnemonic>
        <reg_description>
          <paragraph>SDRAM definitions controlled by the Mode Register 0 (MR0) include, among other things, burst length, burst type, CAS latency, operating (normal or test) mode, DLL reset, write recovery, and power-down modes. The PUB Mode Register 0 (MR0) maps to the DDR3 Mode Register 0 (MR0) and DDR4 Mode Register 0 (MR0).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_15_13</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Controls the exit time for power-down modes. Refer to SDRAM datasheet for details on power-down modes. Valid values are: - 1'b0 = Slow exit (DLL off) - 1'b1 = Fast exit (DLL on)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WR</bit_name>
            <bit_default>101 </bit_default>
            <bit_description>
              <paragraph>Write Recovery. This is the value of the write recovery in clock cycles. It is calculated by dividing the datasheet write recovery time, tWR (ns) by the datasheet clock cycle time, tCK (ns) and rounding up a non-integer value to the next integer. Valid values are: - 3'b000 = 16 - 3'b001 = 5 - 3'b010 = 6 - 3'b011 = 7 - 3'b100 = 8 - 3'b101 = 10 - 3'b110 = 12 - 3'b111 = 14 Note: All other settings are reserved and should not be used. Note: tWR (ns) is the time from the first SDRAM positive clock edge after the last data-in pair of a write command, to when a precharge of the same bank can be issued.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DLL Reset. Writing a 1'b1 to this bit will reset the SDRAM DLL. The recommendation is to program this bit to 1'b0 at all times.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Operating Mode. Selects either normal operating mode (1'b0) or test mode (1'b1). Note: Test mode is reserved for the manufacturer and should not be used.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CL_6_4</bit_name>
            <bit_default>101 </bit_default>
            <bit_description>
              <paragraph>CAS Latency. The delay, in clock cycles, between when the SDRAM registers receive a read command to when data is available. Valid values are: - 3'b001 = 5 - 3'b010 = 6 - 3'b011 = 7 - 3'b100 = 8 - 3'b101 = 9 - 3'b110 = 10 - 3'b111 = 11 - 3'b000 = 12 - 3'b001 = 13 - 3'b010 = 14 Note: All other settings are reserved and should not be used.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Burst Type. Indicates whether a burst is sequential (1'b0) or interleaved (1'b1)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CL_2</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>CAS Latency. The delay, in clock cycles, between when the SDRAM registers receive a read command to when data is available. Valid values are: - 1'b0 = 5, 6, 7, 8, 9, 10, 11 - 1'b1 = 12, 13, 14 Note: All other settings are reserved and should not be used.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BL</bit_name>
            <bit_default>10 </bit_default>
            <bit_description>
              <paragraph>Burst Length. Determines the maximum number of column locations that can be accessed during a given read or write command. Valid values are: - 2'b00 = 8 (Fixed) - 2'b01 = 4 or 8 (On the fly) - 2'b10 = 4 (Fixed) - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x184</reg_address>
        <reg_name publish_address="0x184" publish_instance="SNPS_PHY">MR1</reg_name>
        <reg_mnemonic>MR1</reg_mnemonic>
        <reg_description>
          <paragraph>SDRAM definitions controlled by the Mode register 1 (MR1) include, among other things, DLL enable/disable, drive strength, on-die termination (ODT) resistance, CAS additive latency, off-chip driver (OCD) impedance calibration, DQS_b and RDQS/RDQS_b enable/disable, and output enable. The PUB Mode Register 1 (MR0) maps to the DDR3 Mode Register 1 (MR1), DDR4 Mode Register 1 (MR1), LPDDR2 Mode Register 1 (MR1) and LPDDR3 Mode Register 1 (MR1).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_15_13</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>QOFF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Output Enable/Disable. When 1'b0, all outputs function normal; when 1'b1 all SDRAM outputs are disabled removing output buffer current. This feature is intended to be used for IDD characterization of read current and should not be used in normal operation.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDQS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Termination Data Strobe. When enabled (1'b1) TDQS provides additional termination resistance outputs that may be useful in some system configurations. Refer to the SDRAM datasheet for details.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_10</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTT_9</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>On Die Termination. Selects the effective resistance for SDRAM on die termination. Valid values are: - 1'b0 = ODT disabled, RZQ/4 (60ohms), RZQ/2 (120ohms), RZQ/6 (60ohms) - 1'b1 = RZQ/12 (20ohms), RZQ/8 (30ohms) Note: If RTT_NOM is used during Writes, only values RZQ/2 (120ohms), RZQ/4 (60ohms), and RZQ/6 (40ohms) are allowed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_8</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LEVEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Enable. Enables write-leveling when set.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTT_6</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>On Die Termination. Selects the effective resistance for SDRAM on die termination. Valid values are: - 1'b0 = ODT disabled, RZQ/4 (60ohms), RZQ/12 (20ohms), RZQ/8 (30ohms) - 1'b1 = RZQ/2 (120ohms), RZQ/6 (60ohms) Note: If RTT_NOM is used during Writes, only values RZQ/2 (120ohms), RZQ/4 (60ohms), and RZQ/6 (40ohms) are allowed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DIC_5</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Output Driver Impedance Control. Controls the output drive strength. Valid values are: - 1'b0 = RZQ/6 (40ohms), RZQ/7 (34.3ohms) - 1'b1 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>AL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Posted CAS Additive Latency. Setting additive latency that allows read and write commands to be issued to the SDRAM earlier than normal (refer to SDRAM datasheet for details). Valid values are: - 2'b00 = 0 (AL disabled) - 2'b01 = CL - 1 - 2'b10 = CL - 2 - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTT_2</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>On Die Termination. Selects the effective resistance for SDRAM on die termination. Valid values are: - 1'b0 = ODT disabled, RZQ/2 (120ohms), RZQ/12 (20ohms) - 1'b1 = RZQ/4 (60ohms), RZQ/6 (40ohms), RZQ/8 (30ohms) Note: If RTT_NOM is used during Writes, only values RZQ/2 (120ohms), RZQ/4 (60ohms), and RZQ/6 (40ohms) are allowed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DIC_1</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Output Driver Impedance Control. Controls the output drive strength. Valid values are: - 1'b0 = RZQ/6 (40ohms) - 1'b1 = RZQ/7 (34.3ohms)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DLL Enable/Disable. Valid values are: - 1'b0 = Disable - 1'b1 = Enable Note: DLL must be enabled for normal operation.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x188</reg_address>
        <reg_name publish_address="0x188" publish_instance="SNPS_PHY">MR2</reg_name>
        <reg_mnemonic>MR2</reg_mnemonic>
        <reg_description>
          <paragraph>Mode Register 2 controls among other things refresh related features of SDRAMs. The PUB Mode Register 2 (MR2) maps to DDR3 Mode Register 2 (MR2), DDR4 Mode Register 2 (MR2), LPDDR2 Mode Register 2 (MR2) and LPDDR3 Mode Register 2 (MR2).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_15_11</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTT_WR</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Dynamic ODT. Selects RTT for dynamic ODT. Valid values are: - 2'b00 = Dynamic ODT off - 2'b01 = RZQ/4 (60ohms) - 2'b10 = RZQ/2 (120ohms) - 2'b11 = Reserved Caution: This must be programmed to 2'b00 during write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_8</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SRT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Selects either normal (1'b0) or extended (1'b1) operating temperature range during self-refresh.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ASR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When enabled (1'b1), SDRAM automatically provides self-refresh power management functions for all supported operating temperature values. Otherwise the SRT bit must be programmed to indicate the temperature range.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CWL</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>CAS Write Latency. The delay, in clock cycles, between when the SDRAM registers a write command to when write data is available. Valid values are: - 3b000 = 5 (tCK * 2.5ns) - 3b001 = 6 (2.5ns &gt; tCK *1.875ns) - 3b010 = 7 (1.875ns &gt; tCK *1.5ns) - 3b011 = 8 (1.5ns &gt; tCK *1.25ns) - 3b100 = 9 (1.25ns &gt; tCK *1.07ns) - 3b101 = 10 (1.07ns &gt; tCK *0.935ns) - 3b110 = 11 (0.935ns &gt; tCK *0.833ns) - 3b111 = 12 (0.833ns &gt; tCK * 0.75ns)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PASR</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Partial Array Self Refresh. Specifies that data located in areas of the array beyond the specified location will be lost if self refresh is entered. Valid settings for 4 banks are: - 3'b000 = Full Array - 3'b001 = Half Array (BA[1:0] = 00 and 01) - 3'b010 = Quarter Array (BA[1:0] = 00) - 3'b011 = Not defined - 3'b100 = 3/4 Array (BA[1:0] = 01, 10, 11) - 3'b101 = Half Array (BA[1:0] = 10 and 11) - 3'b110 = Quarter Array (BA[1:0] = 11) - 3'b111 = Not defined Valid settings for 8 banks are: - 3'b000 = Full Array - 3'b001 = Half Array (BA[2:0] = 000, 001, 010 &amp; 011) - 3'b010 = Quarter Array (BA[2:0] = 000, 001) - 3'b011 = 1/8 Array (BA[2:0] = 000) - 3'b100 = 3/4 Array (BA[2:0] = 010, 011, 100, 101, 110 &amp; 111) - 3'b101 = Half Array (BA[2:0] = 100, 101, 110 &amp; 111) - 3'b110 = Quarter Array (BA[2:0] = 110 &amp; 111) - 3'b111 = 1/8 Array (BA[2:0] 111)</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x18C</reg_address>
        <reg_name publish_address="0x18C" publish_instance="SNPS_PHY">MR3</reg_name>
        <reg_mnemonic>MR3</reg_mnemonic>
        <reg_description>
          <paragraph>Mode Register 3 controls, among other things, the multi-purpose register. The PUB Mode Register 3 (MR3) maps to DDR3 Mode Register 3 (MR3), DDR4 Mode Register 3 (MR3), LPDDR2 Mode Register 3 (MR3) and LPDDR3 Mode Register 3 (MR3).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_15_3</bit_name>
            <bit_default>0 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MPR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, if set, that read data should come from the Multi-Purpose Register. Otherwise read data come from the DRAM array.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MPRLOC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Selects MPR data location, Valid value are: - 2'b00 = Predefined pattern for system calibration Note: All other settings are reserved and should not be used.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x190</reg_address>
        <reg_name publish_address="0x190" publish_instance="SNPS_PHY">MR4</reg_name>
        <reg_mnemonic>MR4</reg_mnemonic>
        <reg_description>
          <paragraph>Mode Register 4 controls read and write preamble training. The PUB Mode Register 4 (MR4) maps to DDR4 Mode Register 4 (MR4).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_15_0</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x194</reg_address>
        <reg_name publish_address="0x194" publish_instance="SNPS_PHY">MR5</reg_name>
        <reg_mnemonic>MR5</reg_mnemonic>
        <reg_description>
          <paragraph>Mode Register 5 controls parity, DBI, and data mask. The PUB Mode Register 5 (MR5) maps to DDR4 Mode Register 5 (MR5).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_15_0</bit_name>
            <bit_default>0000 0100 0000 0000</bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x198</reg_address>
        <reg_name publish_address="0x198" publish_instance="SNPS_PHY">MR6</reg_name>
        <reg_mnemonic>MR6</reg_mnemonic>
        <reg_description>
          <paragraph/>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_15_0</bit_name>
            <bit_default>0000 0100 0000 0000</bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x19C</reg_address>
        <reg_name publish_address="0x19C" publish_instance="SNPS_PHY">MR7</reg_name>
        <reg_mnemonic>MR7</reg_mnemonic>
        <reg_description>
          <paragraph>Mode Register 7 is reserved for future use.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_15_0</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x1AC</reg_address>
        <reg_name publish_address="0x1AC" publish_instance="SNPS_PHY">MR11</reg_name>
        <reg_mnemonic>MR11</reg_mnemonic>
        <reg_description>
          <paragraph/>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSVD_15_0</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>JEDEC Reserved. Reserved. Recommended by JEDEC to be programmed to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x200</reg_address>
        <reg_name publish_address="0x200" publish_instance="SNPS_PHY">DTCR0</reg_name>
        <reg_mnemonic>DTCR0</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to set various configurations for data training.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RFSHDT</bit_name>
            <bit_default>1000</bit_default>
            <bit_description>
              <paragraph>Refresh During Training and BIST. A non-zero value specifies that a burst of refreshes equal to the number specified in this field should be sent to the SDRAM after training each rank except the last rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RESERVED_27_26</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTDRS</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Data Training Debug Rank Select. Selects the rank during training debug mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTEXG</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data Training with Early/Extended Gate. Specifies if set that the DQS gate training should be performed with an early/extended gate as specified in DSGCR.DQSGX.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTEXD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data Training Extended Write DQS. Enables, if set, an extended write DQS whereby two additional pulses of DQS are added as post-amble to a burst of writes. Generally this should only be enabled when running read bit deskew with the intention of performing read eye deskew prior to running write leveling adjustment.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTDSTP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data Training Debug Step. A write of 1'b1 to this bit steps the data training algorithm through a single step. Note: This field is self clearing.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTDEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data Training Debug Enable. Enables, if set, the data training to run in a single-step debug mode. In this mode, DTDSTP must be repeatedly asserted to step through the data training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTDBS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Data Training Debug Byte Select. Selects the byte during data training debug mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTRDBITR</bit_name>
            <bit_default>10 </bit_default>
            <bit_description>
              <paragraph>Data Training read DBI deskewing configuration. Configures the data training read bit deskewing algorithm optional RDBI deskew functionality. Valid values are: - 2'b00 = RDBI deskewing is not performed. - 2'b01 = RDBI deskewing is performed. If during RDBI deskewing, the RDBI BDL is exhausted, the RDBI deskewing algorithm exits and the normal deskewing algorithm continues. - 2'b10 = RDBI deskewing is not performed. - 2'b11 = RDBI deskewing is performed. If during RDBI deskewing the RDBI BDL is exhausted, the RDBI deskewing algorithm proceeds by moving the RDQS LCDL and RDQ BDLs instead.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBDC</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Data Training Bit Deskew Centering. Enables, if set, eye centering capability during write and read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTWBDDM</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Data Training Write Bit Deskew Data Mask. If set it enables write bit deskew of the data mask. This bit should be programmed to 1'b0 if the memory module doesn't have data mask pin or functionality.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_11_8</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTCMPD</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Data Training Compare Data. Specifies, if set, that DQS gate training should also check if the returning read data is correct. Otherwise data-training only checks if the correct number of DQS edges were returned.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTMPR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data Training Using MPR. Specifies, if set, that DQS gate training should use the SDRAM Multi-Purpose Register (MPR) register. Otherwise data-training is performed by first writing to some locations in the SDRAM and then reading them back. Note: DDR4 and DDR3 only. This is recommended in DDR3 and DDR4 if the delays are such that the writes are not working.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_5_4</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTRPTN</bit_name>
            <bit_default>0111</bit_default>
            <bit_description>
              <paragraph>Data Training Repeat Number. Repeat number used to confirm stability of DDR write or read. The valid values are 1 to 15.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x204</reg_address>
        <reg_name publish_address="0x204" publish_instance="SNPS_PHY">DTCR1</reg_name>
        <reg_mnemonic>DTCR1</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to set various configurations for data training.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RANKEN_RSVD</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Rank Enable Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RANKEN</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>Rank Enable. Specifies the ranks that are enabled for data-training and write leveling. Bit 0 controls rank 0, bit 1 controls rank 1, etc. Setting the bit to 1'b1 enables the rank, and setting it to 1'b0 disables the rank. This setting also specifies the ranks that are enabled for DQS drift detection and compensation.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTRANK</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Data Training Rank. Selects the SDRAM rank to be used during data bit deskew.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_11</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDLVLGDIFF</bit_name>
            <bit_default>010 </bit_default>
            <bit_description>
              <paragraph>Read Leveling Gate Sampling Difference. Width of DQS sampling window. Encoded as a fraction of the DDR clock period follows: - 3'b000: GDQSPRD/4 - 3'b0b001: GDQSPRD/4 - 3'b0b010: GDQSPRD/8 - 3'b0b011: GDQSPRD/16 - 3'b0b100: GDQSPRD/32 - 3'b0b101: GDQSPRD/64 - 3'b0b110: GDQSPRD/128 - 3'b0b111: GDQSPRD/256</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDLVLGS</bit_name>
            <bit_default>011 </bit_default>
            <bit_description>
              <paragraph>Read Leveling Gate Shift. Delay reduction to apply to gate after it has been aligned to DQS. Encoded as a fraction of the DDR clock period follows: - 3'b000: 0 - 3'b001: GDQSPRD/4 - 3'b010: GDQSPRD/8 - 3'b011: GDQSPRD/16 - 3'b100: GDQSPRD/32 - 3'b101: GDQSPRD/64 - 3'b110: GDQSPRD/128 - 3'b111: GDQSPRD/256</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_3</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDPRMBL_TRN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Preamble Training Enable. Engages read preamble training mode in DDR4 DRAM during gate training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDLVLEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Leveling Enable. Run a DQS sampling scheme using the gate to align the rising edges of DQS and the gate after which a delay reduction is applied to the gate (see RDLVLGS). Note: This bit should not be enabled when the gate is extended.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BSTEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Basic Gate Training Enable. Runs a trial and error algorithm to progressively evaluate gate positions and narrow down to a working one.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x208</reg_address>
        <reg_name publish_address="0x208" publish_instance="SNPS_PHY">DTAR0</reg_name>
        <reg_mnemonic>DTAR0</reg_mnemonic>
        <reg_description>
          <paragraph>These registers optionally set the addresses used during data training. to describe the bits of the DTARn registers. The data training address is based on a decoded bank/row/column address. Note that column addresses are specified in multiples of 8 (without the least significant 3 bits).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MPRLOC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Selects MPR data location to use as a training pattern during gate training. Valid values are: - 2'b00 = Serial - 2'b01 = Parallel (DDR4 only) - 2'b10 = Staggered (DDR4 only) - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBGBK1</bit_name>
            <bit_default>0100</bit_default>
            <bit_description>
              <paragraph>Data Training Bank Group and Bank Address. Selects the SDRAM bank group and bank address to be used during data training in DDR4 mode only. When in DDR4 mode, DTBGBK1[27:26] specifies the bank group and DTBGBK1[25:24] specifies the bank address. When not in DDR4 mode, DTBGBK1 is not applicable.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBGBK0</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Data Training Bank Group and Bank Address. Selects the SDRAM bank group and bank address to be used during data training. When in DDR4 mode, DTBGBK0[23:22] specifies the bank group and DTBGBK0[21:20] specifies the bank address. When not in DDR4 mode DTBGBK0[22:20] specify the bank address.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_19_18</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTROW</bit_name>
            <bit_default>00 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Row Address. Selects the SDRAM row address to be used during data training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x20C</reg_address>
        <reg_name publish_address="0x20C" publish_instance="SNPS_PHY">DTAR1</reg_name>
        <reg_mnemonic>DTAR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTCOL1</bit_name>
            <bit_default>0 0000 0001</bit_default>
            <bit_description>
              <paragraph>Data Training Column Address. Selects the SDRAM column address to be used during data training. Specified in multiples of 8 such that the address used is {DTCOL1,3'b000}.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTCOL0</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Column Address. Selects the SDRAM column address to be used during data training. Specified in multiples of 8 such that the address used is {DTCOL0,3'b000}.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x210</reg_address>
        <reg_name publish_address="0x210" publish_instance="SNPS_PHY">DTAR2</reg_name>
        <reg_mnemonic>DTAR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTCOL3</bit_name>
            <bit_default>0 0000 0011</bit_default>
            <bit_description>
              <paragraph>Data Training Column Address. Selects the SDRAM column address to be used during data training. Specified in multiples of 8 such that the address used is {DTCOL3,3'b000}.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTCOL2</bit_name>
            <bit_default>0 0000 0010</bit_default>
            <bit_description>
              <paragraph>Data Training Column Address. Selects the SDRAM column address to be used during data training. Specified in multiples of 8 such that the address used is {DTCOL2,3'b000}.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x218</reg_address>
        <reg_name publish_address="0x218" publish_instance="SNPS_PHY">DTDR0</reg_name>
        <reg_mnemonic>DTDR0</reg_mnemonic>
        <reg_description>
          <paragraph>Registers DTDR0 and DTDR1 optionally set the 8 data bytes used during data training. Data training uses a total burst length of 8, i.e. one access for burst length of 8, two accesses for burst length of 4 and four accesses for burst length of 2. The data set in DTDR registers is used as the data for each of the 8 data cycles. The data for the first 4 clock cycles (DTBYTE0 to DTBYTE3) come from DTDR0 register, and the data for the last 4 cycles (DTBYT4 to DTBYTE7) come from DTDR1 register.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBYTE3</bit_name>
            <bit_default>1101 1101</bit_default>
            <bit_description>
              <paragraph>Data Training Data. Byte 3 of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBYTE2</bit_name>
            <bit_default>0010 0010</bit_default>
            <bit_description>
              <paragraph>Data Training Data. Byte 2 of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBYTE1</bit_name>
            <bit_default>1110 1110</bit_default>
            <bit_description>
              <paragraph>Data Training Data. Byte 1 of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBYTE0</bit_name>
            <bit_default>0001 0001</bit_default>
            <bit_description>
              <paragraph>Data Training Data. Byte 0 of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x21C</reg_address>
        <reg_name publish_address="0x21C" publish_instance="SNPS_PHY">DTDR1</reg_name>
        <reg_mnemonic>DTDR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBYTE7</bit_name>
            <bit_default>0111 0111</bit_default>
            <bit_description>
              <paragraph>Data Training Data. Byte 7 of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBYTE6</bit_name>
            <bit_default>1000 1000</bit_default>
            <bit_description>
              <paragraph>Data Training Data. Byte 6 of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBYTE5</bit_name>
            <bit_default>1011 1011</bit_default>
            <bit_description>
              <paragraph>Data Training Data. Byte 5 of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DTBYTE4</bit_name>
            <bit_default>0100 0100</bit_default>
            <bit_description>
              <paragraph>Data Training Data. Byte 4 of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x220</reg_address>
        <reg_name publish_address="0x220" publish_instance="SNPS_PHY">UDDR0</reg_name>
        <reg_mnemonic>UDDR0</reg_mnemonic>
        <reg_description>
          <paragraph>Registers UDDR0 and UDDR1 can be used to program custom data patterns to use with the DCU. Each register specifies 4 beats of data. All byte lanes use the same data pattern.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDBEAT3</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>User Define Data Beat 3. The fourth beat of data used. This same data byte is used for each Byte Lane.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDBEAT2</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>User Define Data Beat 2. The third beat of data used. This same data byte is used for each Byte Lane.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDBEAT1</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>User Define Data Beat 1. The second beat of data used. This same data byte is used for each Byte Lane.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDBEAT0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>User Define Data Beat 0. The first beat of data used. This same data byte is used for each Byte Lane.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x224</reg_address>
        <reg_name publish_address="0x224" publish_instance="SNPS_PHY">UDDR1</reg_name>
        <reg_mnemonic>UDDR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDBEAT7</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>User Define Data Beat 7. The fourth beat of data used. This same data byte is used for each Byte Lane.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDBEAT6</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>User Define Data Beat 6. The third beat of data used. This same data byte is used for each Byte Lane.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDBEAT5</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>User Define Data Beat 5. The second beat of data used. This same data byte is used for each Byte Lane.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>UDBEAT4</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>User Define Data Beat 4. The first beat of data used. This same data byte is used for each Byte Lane.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x230</reg_address>
        <reg_name publish_address="0x230" publish_instance="SNPS_PHY">DTEDR0</reg_name>
        <reg_mnemonic>DTEDR0</reg_mnemonic>
        <reg_description>
          <paragraph>These registers are updated after successfully running write eye centering and read eye centering respectively, and indicate the min &amp; max BDL and LCDL values attained during eye centering. The computed write eye center (WDQ LCDL end value) is determined by the formula (DTWBMX + DTWLMX + DTWLMN - DTWBMN) / 2, and the computed read eye center (RDQS LCDL end value) is determined by the formula (DTRBMX + DTRLMX + DTRLMN - DTRBMN) / 2. Note that DTEDR0-2 indicate the delay line values attained for the last rank trained for eye centering. In multi-rank systems, and if the DXCCR.RKLOOP field is 1 (default), ranks are trained in ascending order. In this case, after overall data training completion, the highest enabled system rank will have been trained last, and thus DTEDR0-2 will reflect min and max delay line values for that rank. Disabling rank eye train looping (DXCCR.RKLOOP=0) will cause data eye centering to be run for a single rank, as specified through DTCR.DTRANK; in this case, DTEDR0-2 will reflect the min &amp; max delay line values for that rank. In the event of a data training error in a multi-rank system scenario with rank eye train looping enabled (DXCCR.RKLOOP=1), training is exited upon encounter of the error, and thus DTEDR0-2 will reflect delay line values for the last rank trained (regardless of higher ranks being enabled or not). To read the min/max values for a particular byte lane, first write register DTCR0.DTDBS to select the byte lane and then read these registers.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTWBMX</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Write BDL Maximum. Indicates the maximum write data bit shift, DQ BDLs, value attained during data bit deskew.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTWBMN</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Write BDL Minimum. Indicates the minimum write data bit shift, DQ BDLs, value attained during data bit deskew.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTWLMX</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Write LCDL Maximum. Indicates the maximum write data strobe, WDQD LCDL, value attained during data eye centering. Note: This value represents the left edge of the write data eye.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTWLMN</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Write LCDL Minimum. Indicates the minimum write data strobe, WDQD LCDL, value attained during data eye centering. Note: This value represents the right edge of the write data eye.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x234</reg_address>
        <reg_name publish_address="0x234" publish_instance="SNPS_PHY">DTEDR1</reg_name>
        <reg_mnemonic>DTEDR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTRBMX</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Read BDL Maximum. Indicates the maximum read data bit shift, DQ BDLs, value attained during data bit deskew.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTRBMN</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Read BDL Minimum. Indicates the minimum read data bit shift, DQ BDLs, value attained during data bit deskew.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTRLMX</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Read DQS LCDL Maximum. Indicates the maximum read DQS data strobe, RDQSD LCDL, value attained during data eye centering. Note: This value represents the right edge of the read data eye.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTRLMN</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Read DQS LCDL Minimum. Indicates the minimum read DQS data strobe, RDQSD LCDL, value attained during data eye centering. Note: This value represents the left edge of the read data eye.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x238</reg_address>
        <reg_name publish_address="0x238" publish_instance="SNPS_PHY">DTEDR2</reg_name>
        <reg_mnemonic>DTEDR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTRBMX</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Read BDL Maximum. Indicates the maximum read data bit shift, DQ BDLs, value attained during data bit deskew.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTRBMN</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Read BDL Minimum. Indicates the minimum read data bit shift, DQ BDLs, value attained during data bit deskew.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTRLMX</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Read DQS# LCDL Maximum. Indicates the maximum read DQS# data strobe, RDQSND LCDL, value attained during data eye centering. Note: This value represents the right edge of the read data eye.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DTRLMN</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Training Read DQS# LCDL Minimum. Indicates the minimum read DQS# data strobe, RDQSND LCDL, value attained during data eye centering. Note: This value represents the left edge of the read data eye.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x23C</reg_address>
        <reg_name publish_address="0x23C" publish_instance="SNPS_PHY">VTDR</reg_name>
        <reg_mnemonic>VTDR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is updated after successfully running VREF training. This register is used for debug purpose only and reflects the training values for a byte lane selected by DTCR0.DTDBS (debug byte lane) and DTCR.DTDRS (debug rank). The status for all byte lanes across all ranks can be read by changing the value in DTCR.DTDBS and DTCR.DTDRS. Note: This register can only be used when operating in DDR4 mode.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>HVREFMX</bit_name>
            <bit_default>11 1111</bit_default>
            <bit_description>
              <paragraph>HOST VREFDQ Maximum. Indicates the maximum VREFDQ value attained during HOST VREF training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>HVREFMN</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>HOST VREFDQ Minimum. Indicates the minimum VREFDQ value attained during HOST VREF training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DVREFMX</bit_name>
            <bit_default>11 1111</bit_default>
            <bit_description>
              <paragraph>DRAM VREFDQ Maximum. Indicates the maximum VREFDQ value attained during DRAM VREF training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DVREFMN</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREFDQ Minimum. Indicates the minimum VREFDQ value attained during DRAM VREF training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x240</reg_address>
        <reg_name publish_address="0x240" publish_instance="SNPS_PHY">CATR0</reg_name>
        <reg_mnemonic>CATR0</reg_mnemonic>
        <reg_description>
          <paragraph>Command Address Training Registers (CATR0-CATR1) are used to program different timing parameters and controls used by the PUB logic.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_21</bit_name>
            <bit_default>000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CACD</bit_name>
            <bit_default>1 0100</bit_default>
            <bit_description>
              <paragraph>CA Calibration Command Delay. Minimum time (in terms of number of dram clocks) between two consecutive CA calibration command. The programmed value is speed grade dependent and must be two clocks more than CAADR field.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:13</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_13</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CAADR</bit_name>
            <bit_default>1 0000</bit_default>
            <bit_description>
              <paragraph>CA Response Sampling. Minimum time (in terms of number of dram clocks) PUB should wait before sampling the CA response after Calibration command has been sent to the memory. The programmed value must be at least equal to tADR CA Training parameter in JEDEC specification. The programmed value is speed grade dependent and should meet the minimum of 20ns requirement.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CA1BYTE1</bit_name>
            <bit_default>0101</bit_default>
            <bit_description>
              <paragraph>CA_1 Response Byte Lane 1. Indicates PHY byte lane number to which DRAM byte lane 1 is connected. This field is used ONLY when PGCR0.ADCP is set to 1'b1. Valid values are: - 4'b0000 = CA training responses on DATX8_0 - 4'b0001 = CA training responses on DATX8_1 - 4'b0010 = CA training responses on DATX8_2 - 4'b0011 = CA training responses on DATX8_3 - 4'b0100 = CA training responses on DATX8_4 - 4'b0101 = CA training responses on DATX8_5 - 4'b0110 = CA training responses on DATX8_6 - 4'b0111 = CA training responses on DATX8_7 - 4'b1000 = CA training responses on DATX8_8 - 4'b1001 - 4'b1111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CA1BYTE0</bit_name>
            <bit_default>0100</bit_default>
            <bit_description>
              <paragraph>CA_1 Response Byte Lane 0. Indicates PHY byte lane number to which DRAM byte lane 0 is connected. This field is used ONLY when PGCR0.ADCP is set to 1'b1. Valid values are: - 4'b0000 = CA training responses on DATX8_0 - 4'b0001 = CA training responses on DATX8_1 - 4'b0010 = CA training responses on DATX8_2 - 4'b0011 = CA training responses on DATX8_3 - 4'b0100 = CA training responses on DATX8_4 - 4'b0101 = CA training responses on DATX8_5 - 4'b0110 = CA training responses on DATX8_6 - 4'b0111 = CA training responses on DATX8_7 - 4'b1000 = CA training responses on DATX8_8 - 4'b1001 - 4'b1111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x244</reg_address>
        <reg_name publish_address="0x244" publish_instance="SNPS_PHY">CATR1</reg_name>
        <reg_mnemonic>CATR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_28</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CA0BYTE1</bit_name>
            <bit_default>0001</bit_default>
            <bit_description>
              <paragraph>CA_0 Response Byte Lane 1. Indicates PHY byte lane number to which DRAM byte lane 1 is connected. This field is used ONLY when PGCR0.ADCP is set to 1'b1. Valid values are: - 4'b0000 = CA training responses on DATX8_0 - 4'b0001 = CA training responses on DATX8_1 - 4'b0010 = CA training responses on DATX8_2 - 4'b0011 = CA training responses on DATX8_3 - 4'b0100 = CA training responses on DATX8_4 - 4'b0101 = CA training responses on DATX8_5 - 4'b0110 = CA training responses on DATX8_6 - 4'b0111 = CA training responses on DATX8_7 - 4'b1000 = CA training responses on DATX8_8 - 4'b1001 - 4'b1111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CA0BYTE0</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>CA_0 Response Byte Lane 0. Indicates PHY byte lane number to which DRAM byte lane 0 is connected. This field is used ONLY when PGCR0.ADCP is set to 1'b1. Valid values are: - 4'b0000 = CA training responses on DATX8_0 - 4'b0001 = CA training responses on DATX8_1 - 4'b0010 = CA training responses on DATX8_2 - 4'b0011 = CA training responses on DATX8_3 - 4'b0100 = CA training responses on DATX8_4 - 4'b0101 = CA training responses on DATX8_5 - 4'b0110 = CA training responses on DATX8_6 - 4'b0111 = CA training responses on DATX8_7 - 4'b1000 = CA training responses on DATX8_8 - 4'b1001 - 4'b1111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CAMRZ</bit_name>
            <bit_default>0011</bit_default>
            <bit_description>
              <paragraph>DQ Tristate Entry Delay. Minimum time (in terms of number of dram clocks) for DRAM DQ going tristate after MRW CA exit calibration command. The programmed value must be at least equal to tCAMRZ CA Training parameter in JEDEC spec.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CACKEH</bit_name>
            <bit_default>1010</bit_default>
            <bit_description>
              <paragraph>CKE High Entry Delay. Minimum time (in terms of number of dram clocks) for CKE high after last CA calibration response is driven by memory. The programmed value must be at least equal to tCACKEH CA Training parameter in JEDEC spec.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CACKEL</bit_name>
            <bit_default>1010</bit_default>
            <bit_description>
              <paragraph>CKE Low Entry Delay. Minimum time (in terms of number of dram clocks) for CKE going low after CA calibration mode is programmed. The programmed value must be at least equal to tCACKEL CA Training parameter in JEDEC spec.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CAEXT</bit_name>
            <bit_default>1010</bit_default>
            <bit_description>
              <paragraph>CA Calibration Exit Delay. Minimum time (in terms of number of dram clocks) for CA calibration exit command after CKE is high. The programmed value must be at least equal to tCAMRD CA Training parameter in JEDEC spec.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CAENT</bit_name>
            <bit_default>1010</bit_default>
            <bit_description>
              <paragraph>CA Calibration Entry Delay. Minimum time (in terms of number of dram clocks) for first CA calibration command after CKE is low. The programmed value must be at least equal to tCAENT CA Training parameter in JEDEC spec.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x250</reg_address>
        <reg_name publish_address="0x250" publish_instance="SNPS_PHY">DQSDR0</reg_name>
        <reg_mnemonic>DQSDR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DQSDR0-2 registers are used to program different timing parameters and controls used by the PUB logic during DQS drift detection.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTDLY</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Read DQS Gate Drift Delay. Number of delay taps by which the DQS gate LCDL will be updated when DQS drift is detected. Valid values are: - 4'b0000 = DQS gate status sampling window (DTCR1.RDLVLGDIFF) divided by 2 - 4'b0001 = DQS gate status sampling window (DTCR1.RDLVLGDIFF) - 4'b0010 - 4'b0111 = Reserved - 4'b1000 = No delay update - 4'b1001 = 1 LCDL tap delays - 4'b1010 = 2 LCDL tap delays - 4'b1011 = 3 LCDL tap delays - 4'b1100 = 4 LCDL tap delays - 4'b1101 = 5 LCDL tap delays - 4'b1110 = 6 LCDL tap delays - 4'b1111 = 7 LCDL tap delays</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTZQUP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Drift Impedance Update. Specifies if set that the PUB should also update the I/O impedance whenever it requests and get granted the DFI bus from the controller for DQS drift updates.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTDDLUP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Drift DDL Update. Specifies if set that the PUB should also update DDLs whenever it requests and get granted the DFI bus from the controller for DQS drift updates.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTIDLRD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Drift Idle Reads. Specifies the number of DQS drift detection dummy reads that the PUB should generate when it is configured to break long periods of no reads (i.e. if DFTRDIDLC is set to non-zero value). This is done so that the PUB can detect and compensate DQS drift. A value of 1'b0 means no dummy reads will be generated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTRDSPC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Drift Read Spacing. Specifies by how much the dummy reads that are generated by the PUB for drift detection and compensation should be spaced from each. Valid values are: - 2'b00 = Wait for read data to come back before sending the next read - 2'b01 - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CTLUPDRD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Controller Update Dummy Reads. Specifies the number of DQS drift detection dummy reads that the PUB should generate during a controller. This is valid only if the PUB is configured to compensate DQS drift during a controller update (i.e. if CUDFTUP is set). If this value is set to 1'b0, then the PUB will only compensate the drift that was detected prior to the controller update request, which can only be a one-step drift compensation. Each dummy read will detect and compensate further drift.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PHYUPDRD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>PHY Update Dummy Reads. Specifies the number of DQS drift detection dummy reads that the PUB should generate during a PHY update that was requested due to DDL or impedance VT drift. This is valid only if the PUB is configured to compensate DQS drift during a PHY update that was requested due to DDL or impedance VT drift (i.e. if PUDFTUP is set). If this value is set to 1'b0, then the PUB will only compensate the drift that was detected prior to the PHY update request, which can only be a one-step drift compensation. Each dummy read will detect and compensate further drift.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTUPDRD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Drift Update Dummy Reads. Specifies the number of DQS drift detection dummy reads that the PUB should generate when the PUB has detected drift and the controller has acknowledged the PHY update for the PUB to compensate the drift. If this value is set to 1'b0, then the PUB will only compensate the drift that was detected prior to the PHY update request, which can only be a one-step drift compensation. Each dummy read will detect and compensate further drift.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTPDMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQS Drift Power Down Mode. Specifies how the PUB handles DQS drift detection dummy reads for a rank that is in power down. Valid values are: - 1'b0 = PUB takes the rank out of power down, issues the dummy reads to the rank to detect drift, then puts the rank back in power down - 1'b1 = DQS drift detection dummy reads are not issued to the rank</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTSRMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Specifies how the PUB handles DQS drift detection dummy reads for a rank that is in self refresh. Valid values are: - 1'b0 = PUB takes the rank out of self refresh, issues the dummy reads to the rank to detect drift, then puts the rank back in self refresh - 1'b1 = DQS drift detection dummy reads are not issued to the rank</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTGPULSE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Gate Pulse Enable. Specifies the number of DDR clocks when the qs_gate signal is 1b0 when the gate is supposed to be open. Valid values are: - 1'b0 = The qs_gate signal is always 1b0 when gate is open. This means that the PUB can only detect drift at the beginning of a back- to-back burst - 1'b1 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTUPMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>DQS Drift Update Mode. Specifies the DQS update mode to use. Valid values are: - 2'b00 = Update drift using the DFI PHY-initiated update protocol - 2'b01 - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTDTMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQS Drift Detection Mode. Specifies the DQS detection mode to use. Valid values are: - 1'b0 = Detects drift by sampling DQS with DQS gate - 1'b1 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTDTEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQS Drift Detection Enable. Indicates when set that the DQS drift monitoring and delay update logic is active. Valid values are: - 1'b0 = Drift detection and compensation is off - 1'b1 = Drift detection and compensation is on</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x254</reg_address>
        <reg_name publish_address="0x254" publish_instance="SNPS_PHY">DQSDR1</reg_name>
        <reg_mnemonic>DQSDR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTB2BRD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Specifies the number of DQS drift detection dummy reads that the PUB should generate when it is configured to break long continuous back-to-back reads from the controller (i.e. if DFTRDB2BC is set to non-zero value). This is done so that the PUB can detect and compensate DQS drift. A value of 1'b0 means no dummy reads are generated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CUDFTUP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Controller Update DQS Drift Update. Specifies, if set, that the PUB should also compensate DQS drift during a controller update. Note: DSGCR.CUAEN must be set 1'b1 if CUDFTUP = 1'b1 (to get control of the DFI bus). DQS-drift does not support shared-AC mode dual-channel mode, i.e. if DQS-drift is to be compensated on a VT-update, both channels are handled together (DFI update request will go out on both channels). DQS-drift detection must be enabled (if you set drift compensation to be triggered on a VT-update).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PUDFTUP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PHY Update DQS Drift Update. Specifies, if set, that the PUB should also compensate DQS drift during a PHY update that was requested due to DDL or impedance VT. Note: DQS-drift does not support shared-AC mode dual-channel mode, i.e. if DQS-drift is to be compensated on a VT-update, both channels are handled together (DFI update request will go out on both channels). DQS-drift detection must be enabled (if you set drift compensation to be triggered on a VT-update).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTRDB2BF</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Specifies the multiplication factor for the value specified in DQSDR.DFTRDB2BC. Valid values are: - 4'b0000 = Multiply by 2^0 (1) - 4'b0001 = Multiply by 2^1 - 4'b0010 = Multiply by 2^2 - 4'b0011 = Multiply by 2^4 - 4'b0100 = Multiply by 2^5 - 4'b0101 = Multiply by 2^8 - 4b0110 = Multiply by 2^10 - 4'b0111 = Multiply by 2^12 - 4'b1000 = Multiply by 2^15 - 4'b1001 = Multiply by 2^16 - 4'b1010 = Multiply by 2^20 - 4'b1011 = Multiply by 2^24 - 4'b1100 = Multiply by 2^25 - 4'b1101 = Multiply by 2^28 - 4'b1110 = Multiply by 2^30 - 4'b1111 = Multiply by 2^32</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTRDIDLF</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Drift Idle Read Cycles Factor. Specifies the multiplication factor for the value specified in DQSDR.DFTRDIDLC. Valid values are: - 4'b0000 = Multiply by 2^0 (1) - 4'b0001 = Multiply by 2^1 - 4'b0010 = Multiply by 2^2 - 4'b0011 = Multiply by 2^4 - 4'b0100 = Multiply by 2^5 - 4'b0101 = Multiply by 2^8 - 4b0110 = Multiply by 2^10 - 4'b0111 = Multiply by 2^12 - 4'b1000 = Multiply by 2^15 - 4'b1001 = Multiply by 2^16 - 4'b1010 = Multiply by 2^20 - 4'b1011 = Multiply by 2^24 - 4'b1100 = Multiply by 2^25 - 4'b1101 = Multiply by 2^28 - 4'b1110 = Multiply by 2^30 - 4'b1111 = Multiply by 2^32</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTRDB2BC</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Specifies the number of continuous back-to-back read clock cycles from the controller after which the PUB will request an update from the controller so that it can update drift. This is useful if the PUB is configured not to detect drift on every cycle, i.e. when DFTGPULSE is set to 1'b0. The value specified in this field is multiplied by a factor specified in DQSDR1.DFTRDB2BF. Specifying a value of 1'b0 disables the PUB from interrupting controller back-to-back reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTRDIDLC</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Drift Idle Read Cycles. Specifies the number of clock cycles of no reads from the controller after which the PUB will request an update from the controller so that it can update drift.. The value specified in this field is multiplied by a factor specified in DQSDR1.DFTRDIDLF. Specifying a value of 1'b0 disables the PUB from interrupting the controller when this condition is met.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x258</reg_address>
        <reg_name publish_address="0x258" publish_instance="SNPS_PHY">DQSDR2</reg_name>
        <reg_mnemonic>DQSDR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTTHRSH</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Drift Threshold. Specifies the minimum number of DQS drift detections in one direction in order to declare it as a valid DQS drift. Any drift in the opposite direction before hitting this threshold will reset the detection counter. All values are valid and indicate that the drift threshold is (DFTTHRSH+1) CTL clocks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFTMNTPRD</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Drift Monitor Period. Specifies the minimum number of clock cycles between two drift monitor events. This field controls how often the drift status from the DATX8 is sampled by the PUB and used to compensate the drift. Note that this field only controls the minimum period of drift monitoring/compensation. The maximum period will depend on how often the reads are sent to the DRAM using either the controller or the PUB (using the DQSDR0.DFTIDLRD or DQSDR0.DFTB2BRD fields). All values are valid and indicate that drift should be monitored every (DFTMNTPRD+1) CTL clocks.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x300</reg_address>
        <reg_name publish_address="0x300" publish_instance="SNPS_PHY">DCUAR</reg_name>
        <reg_mnemonic>DCUAR</reg_mnemonic>
        <reg_description>
          <paragraph>DCU Address Register selects the DCU cache and the address of the cache that should be accessed when subsequent configuration writes or reads to the caches is triggered using the DCU Data Register (DCUDR). When read access is specified (ATYPE == 1), a write to the DCUAR will automatically transfer the first cache data word indicated by CWADDR_R/CSADDR_R into the DCU Data Register (DCUDR) and optionally increment the cache address if INCA is set if the cache access is a read. Subsequent reads of the DCUDR will return one incremental cache word slice at a time. DCUDR reads must be spaced at least ((2 x DWC_CDC_SYNC_CYCLES) + 2) clock cycles apart to allow clock domain crossing logic to function correctly. When write access is specified (ATYPE == 0), a write to the DCUAR will automatically transfer the data word in DCUDR into the cache at the address indicated by CWADDR_W/CSADDR_W and optionally increment the cache address if INCA is set. Subsequent writes of the DCUDR will automatically transfer the data word into the next incremental slice of the cache words. DCUDR writes must be spaced at least ((2 x DWC_CDC_SYNC_CYCLES) + 2) clock cycles apart to allow clock domain crossing logic to function correctly. Note that without INCA set to 1'b1, the CSADDR and CWADDR fields must be set prior to each write or read from the DCUDR.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CSADDR_R</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Cache Slice Address. Address of the cache slice to be read.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CWADDR_R</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Cache Word Address. Address of the cache word to be read.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ATYPE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Access Type. Specifies the type of access to be performed using this address. Valid values are: - 1'b0 = Write access - 1'b1 = Read access</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>INCA</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Increment Address. Specifies, if set, that the cache address specified in CWADDR and CSADDR should be automatically incremented after each access of the cache. The increment happens in such a way that all the slices of a selected word are first accessed before going to the next word.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CSEL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Cache Select. Selects the cache to be accessed. Valid values are: - 2'b00 = Command cache - 2'b01 = Expected data cache - 2'b10 = Read data cache - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CSADDR_W</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Cache Slice Address. Address of the cache slice to be written</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CWADDR_W</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Cache Word Address. Address of the cache word to be written.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x304</reg_address>
        <reg_name publish_address="0x304" publish_instance="SNPS_PHY">DCUDR</reg_name>
        <reg_mnemonic>DCUDR</reg_mnemonic>
        <reg_description>
          <paragraph>DCU Data Register is used to hold the data to be written to or read from the cache.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CDATA</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Cache Data. Data to be written to or read from a cache. This data corresponds to the cache word slice specified by the DCU Address Register.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x308</reg_address>
        <reg_name publish_address="0x308" publish_instance="SNPS_PHY">DCURR</reg_name>
        <reg_mnemonic>DCURR</reg_mnemonic>
        <reg_description>
          <paragraph>DCU Run Register is used to trigger the running of DRAM commands in the DRAM Command Unit command cache.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>XCEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Expected Compare Enable. Indicates if set that read data coming back from the SDRAM should be should be compared with the expected data.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RCEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Capture Enable. Indicates if set that read data coming back from the SDRAM should be captured into the read data cache.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SCOF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Stop Capture On Full. Specifies if set that the capture of read data should stop when the capture cache is full.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SONF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Stop On Nth Fail. Specifies if set that the execution of commands and the capture of read data should stop when there are N read data failures. The number of failures is specified by NFAIL. Otherwise commands execute until the end of the program or until manually stopped using a STOP command.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>NFAIL</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Number of Failures. Specifies the number of failures after which the execution of commands and the capture of read data should stop if SONF bit of this register is set. Execution of commands and the capture of read data will stop after (NFAIL+1) failures if SONF is set. Note: The maximum number of errors is 0xFE.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>EADDR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>End Address. Cache word address where the execution of command should end.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SADDR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Start Address. Cache word address where the execution of commands should begin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DINST</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DCU Instruction. Selects the DCU command to be executed: Valid values are: - 4'b0000 = NOP: No operation - 4'b0001 = Run: Triggers the execution of commands in the command cache. - 4'b0010 = Stop: Stops the execution of commands in the command cache. - 4'b0011 = Stop Loop: Stops the execution of an infinite loop in the command cache. - 4'b0100 = Reset: Resets all DCU run time registers. - 4'b0101 - 4'b1111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x30C</reg_address>
        <reg_name publish_address="0x30C" publish_instance="SNPS_PHY">DCULR</reg_name>
        <reg_mnemonic>DCULR</reg_mnemonic>
        <reg_description>
          <paragraph>DCU Loop Register is used to configure the looping when commands are executed from the command cache.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>XLEADDR</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>Expected Data Loop End Address. The last expected data cache word address that contains valid expected data. Expected data should looped between 0 and this address.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_27_18</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>IDA</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Increment DRAM Address. Indicates if set that DRAM addresses should be incremented every time a DRAM read/write command inside the loop is executed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LINF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Loop Infinite. Indicates if set that the loop should be executed indefinitely until stopped by the STOP command. Otherwise the loop is execute LCNT times.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LCNT</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Loop Count. The number of times that the loop should be executed if LINF is not set.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LEADDR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Loop End Address. Command cache word address where the loop should end.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>LSADDR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Loop Start Address. Command cache word address where the loop should start.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x310</reg_address>
        <reg_name publish_address="0x310" publish_instance="SNPS_PHY">DCUGCR</reg_name>
        <reg_mnemonic>DCUGCR</reg_mnemonic>
        <reg_description>
          <paragraph>DCU General Configuration Register (DCUGCR) is used to specify miscellaneous GCU configurations prior to triggering the execution of commands.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RCSW</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read Capture Start Word. The capture and compare of read data should start after Nth word. For example setting this value to 12 will skip the first 12 read data.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x314</reg_address>
        <reg_name publish_address="0x314" publish_instance="SNPS_PHY">DCUTPR</reg_name>
        <reg_mnemonic>DCUTPR</reg_mnemonic>
        <reg_description>
          <paragraph>The DCU Timing Parameter Register is used to program generic timing parameters for the repeat field of the command cache.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDCUT2</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>DCU Generic Timing Parameter 2. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDCUT1</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>DCU Generic Timing Parameter 1. -</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TDCUT0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>DCU Generic Timing Parameter 0. -</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x318</reg_address>
        <reg_name publish_address="0x318" publish_instance="SNPS_PHY">DCUSR0</reg_name>
        <reg_mnemonic>DCUSR0</reg_mnemonic>
        <reg_description>
          <paragraph>DCU status registers are used to report various status of the DCU, including number of reads returned and number of read failures.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_3</bit_name>
            <bit_default>0 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CFULL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Capture Full. Indicates if set that the capture cache is full.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CFAIL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Capture Fail. Indicates if set that that at least one read data word has failed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Run Done. Indicates if set that the DCU has finished executing the commands in the command cache. This bit is also set to indicate that a STOP command has successfully been executed and command execution has stopped.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x31C</reg_address>
        <reg_name publish_address="0x31C" publish_instance="SNPS_PHY">DCUSR1</reg_name>
        <reg_mnemonic>DCUSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>LPCNT</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Loop Count. Indicates the value of the loop count. This is useful when the program has stopped because of failures to assess how many reads were executed before first fail.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>FLCNT</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Fail Count. Number of read words that have failed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDCNT</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read Count. Number of read words returned from the SDRAM.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x400</reg_address>
        <reg_name publish_address="0x400" publish_instance="SNPS_PHY">BISTRR</reg_name>
        <reg_mnemonic>BISTRR</reg_mnemonic>
        <reg_description>
          <paragraph>BIST Run Register is used to trigger the running of built-in-self test routines on both the address/command lane and the date byte lanes.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_28</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BSOMA</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST Stop On Maximum Address. Specifies if set that the BIST should stop when the maximum address programmed in BISTAR registers has been encountered.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26:25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BCCSEL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>BIST Clock Cycle Select. Selects the clock numbers on which the AC loopback data is written into the FIFO. Data is written into the loopback FIFO once every four clock cycles. Valid values are: - 2'b00 = Clock cycle 0, 4, 8, 12, etc. - 2'b01 = Clock cycle 1, 5, 9, 13, etc. - 2'b10 = Clock cycle 2, 6, 10, 14, etc. - 2'b11 = Clock cycle 3, 7, 11, 15, etc.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BCKSEL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>BIST CK Select. Selects the CK that should be used to register the AC loopback signals from the I/Os. Valid values are: - 2'b00 = CK[0] - 2'b01 = CK[1] - 2'b10 = CK[2] - 2'b11 = CK[3]</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22:19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BDXSEL</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>BIST DATX8 Select. Select the byte lane for comparison of loopback/read data. When programmed value is larger than (pNO_OF_BYTES -1) all byte lanes are compared together, otherwise a single byte lane is used for comparison. When all bytes are selected, the status of bit error counters (BISTBER2, BISTBER3) and fail word (BISTFWR2, BISTFWR1.DMWEBS) should be ignored.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18:17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BDPAT</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>BIST Data Pattern. Selects the data pattern used during BIST. Valid values are: - 2'b00 = Walking 0 - 2'b01 = Walking 1 - 2'b10 = LFSR-based pseudo-random (LFSR polynomial is 32'h80000CEC) - 2'b11 = User programmable (Not valid for AC loopback)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BDMEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST Data Mask Enable. Enables if set that the data mask BIST should be included in the BIST run, i.e. data pattern generated and loopback data compared - valid for loopback mode where write DBI (DDR4 only) is not enabled. BIST DBI Enable: If DDR4 Write DBI is enabled (MR5.WDBI) and PGCR3.WDBI is set to 1, set BDMEN to 1 to invert data as appropriate and generate the corresponding DBI; set to 0 to drive out the original uninverted data pattern (DBI will be driven high throughout).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BACEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST AC Enable. Enables the running of BIST on the address/command lane PHY. Note: This bit is exclusive with BDXEN, i.e. both cannot be set to 1'b1 at the same time.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BDXEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST DATX8 Enable. Enables the running of BIST on the data byte lane PHYs. Note: This bit is exclusive with BACEN, i.e. both cannot be set to 1'b1 at the same time.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BSONF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST Stop On Nth Fail. Specifies if set that the BIST should stop when an nth data word or address/command comparison error has been encountered.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>NFAIL</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Number of Failures. Specifies the number of failures after which the execution of commands and the capture of read data should stop if BSONF bit of this register is set. Execution of commands and the capture of read data will stop after (NFAIL+1) failures if BSONF is set.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BINF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST Infinite Run. Specifies if set that the BIST should be run indefinitely until when it is either stopped or a failure has been encountered, or if BSOMA is set to 0x1 when the maximum address is reached. Otherwise BIST is run until number of BIST words specified in the BISTWCR register has been generated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST Mode. Selects the mode in which BIST is run. Valid values are: - 1'b0 = Loopback mode: Address, commands and data loop back at the PHY I/Os. - 1'b1 = DRAM mode: Address, commands and data go to DRAM for normal memory accesses.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BINST</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>BIST Instruction. Selects the BIST instruction to be executed. Valid values are: - 3'b000 = NOP: No operation - 3'b001 = Run: Triggers the running of the BIST. - 3'b010 = Stop: Stops the running of the BIST. - 3'b011 = Reset: Resets all BIST run-time registers, such as error counters. - 3'b100 3'b111 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x404</reg_address>
        <reg_name publish_address="0x404" publish_instance="SNPS_PHY">BISTWCR</reg_name>
        <reg_mnemonic>BISTWCR</reg_mnemonic>
        <reg_description>
          <paragraph>BIST Word Count Register is used to specify the number of words to generate during BIST.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BWCNT</bit_name>
            <bit_default>0000 0000 0010 0000</bit_default>
            <bit_description>
              <paragraph>BIST Word Count. Indicates the number of words to generate during BIST. This must be a multiple of DRAM burst length (BL) divided by 2, e.g. for BL=8, valid values are 4, 8, 12, 16, and so on. Each word represents a BL4 access. For example, a value of 8 (in loopback mode) under BL8 will result in 4 WR transactions for a total of 32 beats of data. Similarly, 8 words under BL4 will result in 8 WR transactions for a total of 32 beats of data.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x408</reg_address>
        <reg_name publish_address="0x408" publish_instance="SNPS_PHY">BISTMSKR0</reg_name>
        <reg_mnemonic>BISTMSKR0</reg_mnemonic>
        <reg_description>
          <paragraph>BIST mask registers are used to disable data comparison on individual data bits of the address/command lane and data byte lane. A bit that is masked will not contribute to the word error counters or bit error counters.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CSMDK_RSVD</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>CS Mask Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CSMSK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>CS Mask. Mask bit for each of the up to 12 CS# bits. When CSMSK[i] = 1'b1, mask is applied.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACTMSK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ACT Mask. Mask bit for ACT. When ACTMSK = 1'b1, mask is applied.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_18</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>AMSK</bit_name>
            <bit_default>00 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Address Mask. Mask bit for each of the up to 18 address bits. When AMSK[i] = 1'b1, mask is applied.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x40C</reg_address>
        <reg_name publish_address="0x40C" publish_instance="SNPS_PHY">BISTMSKR1</reg_name>
        <reg_mnemonic>BISTMSKR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMMSK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Data Mask Mask. Mask bit for the data mask (DM) bit. When DMMSK[i] = 1'b1, mask is applied.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PARINMSK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Parity In Mask. Mask bit for the PAR_IN. When PARINMSK = 1'b1, mask is applied. Note: Only for DIMM parity support and only if the design is compiled for less than 3 ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CIDMSK_RSVD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Chip ID Mask Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CIDMSK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Chip ID Mask. Mask bit for each of the up to 3 Chip ID bits. When CIDMSK[i] = 1'b1, mask is applied.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODTMSK_RSVD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Mask Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODTMSK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Mask. Mask bit for each of the up to 8 ODT bits. When ODTMSK[i] = 1'b1, mask is applied.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKEMSK_RSVD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>CKE Mask Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKEMSK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>CKE Mask. Mask bit for each of the up to 8 CKE bits. When CKEMSK[i] = 1'b1, mask is applied.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BAMSK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Bank Address Mask. Mask bit for each of the up to 4 bank address bits. When BAMSK[i] = 1'b1, mask is applied.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMMSK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 DM Mask. Mask bit for the data mask (DM) bit for nibble 1. When X4DMMSK[i] = 1'b1, mask is applied.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x410</reg_address>
        <reg_name publish_address="0x410" publish_instance="SNPS_PHY">BISTMSKR2</reg_name>
        <reg_mnemonic>BISTMSKR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQMSK</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data (DQ) Mask. Mask bit for each of the 8 data (DQ) bits. Allows masking each of the 4 beats of data per DQ bit. A beat is the data associated with one edge (positive or negative). Each 8-bit byte-lane has 4 beats of read data which makes for 32 bits in total for the register field. DQMSK[3:0] masks DQ[0] beat 3, 2, 1, and 0 respectively; DQMSK[7:4] masks DQ[1] beat 3, 2, 1, and 0 respectively, and so on.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x414</reg_address>
        <reg_name publish_address="0x414" publish_instance="SNPS_PHY">BISTLSR</reg_name>
        <reg_mnemonic>BISTLSR</reg_mnemonic>
        <reg_description>
          <paragraph>BIST LFSR Seed Register Specifies the seed for generating pseudo-random BIST patterns.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SEED</bit_name>
            <bit_default>0001 0010 0011 0100 1010 1011 1100 1101</bit_default>
            <bit_description>
              <paragraph>LFSR Seed. LFSR seed value for pseudo-random BIST data patterns.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x418</reg_address>
        <reg_name publish_address="0x418" publish_instance="SNPS_PHY">BISTAR0</reg_name>
        <reg_mnemonic>BISTAR0</reg_mnemonic>
        <reg_description>
          <paragraph>BIST address registers specify the starting address, address increment, and maximum address used during BIST when in DRAM mode. to describes the bits of the BISTAR registers. The BIST address is based on a decoded bank/row/column address. The user should ensure the column address starts at the beginning of a burst boundary. For example, for BL8, A[2:0] = DTCOL[2:0] = 0.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BBANK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>BIST Bank Address. Selects the SDRAM bank address to be used during BIST.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_27_12</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BCOL</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>BIST Column Address. Selects the SDRAM column address to be used during BIST. The lower bits of this address must be 4'b0000 for BL16, 3'b000 for BL8, 2'b00 for BL4 and 1'b0 for BL2.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x41C</reg_address>
        <reg_name publish_address="0x41C" publish_instance="SNPS_PHY">BISTAR1</reg_name>
        <reg_mnemonic>BISTAR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BMRANK</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>BIST Maximum Rank. Specifies the maximum SDRAM rank to be used during BIST. The default value is set to maximum ranks minus 1. Example default shown here is for a 16-rank system.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BAINC</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>BIST Address Increment. Selects the value by which the SDRAM address is incremented for each write/read access. This value must be at the beginning of a burst boundary, i.e. the lower bits must be 4'b0000 for BL16, 3'b000 for BL8, 2'b00 for BL4 and 1'b0 for BL2.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BRANK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>BIST Rank. Selects the SDRAM rank to be used during BIST. Valid values range from 0 to maximum ranks minus 1.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x420</reg_address>
        <reg_name publish_address="0x420" publish_instance="SNPS_PHY">BISTAR2</reg_name>
        <reg_mnemonic>BISTAR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BMBANK</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>BIST Maximum Bank Address. Specifies the maximum SDRAM bank address to be used during BIST before the address increments to the next rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_27_12</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BMCOL</bit_name>
            <bit_default>1111 1111 1111</bit_default>
            <bit_description>
              <paragraph>BIST Maximum Column Address. Specifies the maximum SDRAM column address to be used during BIST before the address increments to the next row. Note: The maximum column address must be divisible by the programmed burst length.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x424</reg_address>
        <reg_name publish_address="0x424" publish_instance="SNPS_PHY">BISTAR3</reg_name>
        <reg_mnemonic>BISTAR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_18</bit_name>
            <bit_default>00 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BROW</bit_name>
            <bit_default>00 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>BIST Row Address. Selects the SDRAM row address to be used during BIST.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x428</reg_address>
        <reg_name publish_address="0x428" publish_instance="SNPS_PHY">BISTAR4</reg_name>
        <reg_mnemonic>BISTAR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_18</bit_name>
            <bit_default>00 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BMROW</bit_name>
            <bit_default>11 1111 1111 1111 1111</bit_default>
            <bit_description>
              <paragraph>BIST Maximum Row Address. Specifies the maximum SDRAM row address to be used during BIST before the address increments to the next bank.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x42C</reg_address>
        <reg_name publish_address="0x42C" publish_instance="SNPS_PHY">BISTUDPR</reg_name>
        <reg_mnemonic>BISTUDPR</reg_mnemonic>
        <reg_description>
          <paragraph>This register specifies the user data pattern to be used during BIST. describes the bits of the BISTUDPR register. The pattern transmitted on DQ[2*n] is BUDP0[0] on the first beat, BUDP0[1] on the second beat and so on. BUDP1 is transmitted on DQ[2*n+1] in a similar way. After the 16th beat, the data pattern wraps around and is repeated until BIST is stopped. BISTUDPR is only valid for DQ pins and is not applicable to AC loopback.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BUDP1</bit_name>
            <bit_default>1111 1111 1111 1111</bit_default>
            <bit_description>
              <paragraph>BIST User Data Pattern 1. Data to be applied on odd DQ pins during BIST.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BUDP0</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>BIST User Data Pattern 0. Data to be applied on even DQ pins during BIST.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x430</reg_address>
        <reg_name publish_address="0x430" publish_instance="SNPS_PHY">BISTGSR</reg_name>
        <reg_mnemonic>BISTGSR</reg_mnemonic>
        <reg_description>
          <paragraph>BIST General Status Register is used to return miscellaneous status of the BIST engine, including done status.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_29</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RASBER</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RAS_n/ACT_n Bit Error. Indicates the number of bit errors on RAS/ACT_n.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_27_24</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DMBER</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DM Bit Error. Indicates the number of bit errors on data mask (DM) bit. DMBER[0] is for even DQS cycles first DM beat, and DMBER[1] is for even DQS cycles second DM beat. Similarly, DMBER[3] is for odd DQS cycles first DM beat, and DMBER[3] is for odd DQS cycles second DM beat.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:15</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_19_15</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>14:11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMBER</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 DM Bit Error. Indicates the number of bit errors on data mask (DM) bit for nibble 1. X4DMBER[0] is for even DQS cycles first DM beat, and X4DMBER[1] is for even DQS cycles second DM beat. Similarly, X4DMBER[2] is for odd DQS cycles first DM beat, and X4DMBER[3] is for odd DQS cycles second DM beat.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>BDXERR</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>BIST Data Error. Indicates if set that there is a data comparison error in the byte lane. There can be single or multiple byte lanes with error, depending upon BISTRR.BDXSEL setting.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>BACERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST Address/Command Error. Indicates if set that there is a data comparison error in the address/command lane.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>BDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST Done. Indicates if set that the BIST has finished executing. This bit is reset to zero when BIST is triggered.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x434</reg_address>
        <reg_name publish_address="0x434" publish_instance="SNPS_PHY">BISTWER0</reg_name>
        <reg_mnemonic>BISTWER0</reg_mnemonic>
        <reg_description>
          <paragraph>BIST Word Error registers are used to return the number of errors on the full word (all bits) of the address/command lane and data byte lane. An error on any bit of the address/command bus will increment the address/command word error count. Similarly any error on the data bits or data mask bits will increment the data byte lane word error count.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_18</bit_name>
            <bit_default>00 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ACWER</bit_name>
            <bit_default>00 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Address/Command Word Error. Indicates the number of word errors on the address/command lane. An error on any bit of the address/command bus increments the error count.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x438</reg_address>
        <reg_name publish_address="0x438" publish_instance="SNPS_PHY">BISTWER1</reg_name>
        <reg_mnemonic>BISTWER1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DXWER</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Byte Word Error. Indicates the number of word errors on the byte lane. An error on any bit of the data bus including the data mask bit increments the error count.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x43C</reg_address>
        <reg_name publish_address="0x43C" publish_instance="SNPS_PHY">BISTBER0</reg_name>
        <reg_mnemonic>BISTBER0</reg_mnemonic>
        <reg_description>
          <paragraph>BIST error registers are used to return the number of errors on individual data bits of the address/command lane and data byte lane. Bit error registers only return up to 4 errors on the address/command bits and up to 8 errors on the data bits. To diagnose more errors on a bit, use the BIST mask registers to mask all but the bit of interest and re-run the BIST. In this case the word error counter is equal to the bit error counter. Note: Custom pin mapping, if defined does not apply to BIST mode. The address and bank address buses do not, in AC BIST mode, have any other DDR3/2 pins mapped onto any of their comprising bits. So, for example, each BISTBER0.ABER two-bit group corresponds to an address bus signal, regardless of custom pin mapping.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ABER</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Address Bit Error. Each bit indicates the bit error count on each of up to 16 address bits. [0] is the error count for A[0], [1] for A[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x440</reg_address>
        <reg_name publish_address="0x440" publish_instance="SNPS_PHY">BISTBER1</reg_name>
        <reg_mnemonic>BISTBER1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CSBER_RSVD</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>CS# Bit Error Reserved.. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CSBER</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>CS# Bit Error. Each bit indicates the bit error count on each of the up to 12 CS# bits. [0] is the error count for CS#[0], [1] for CS#[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_4</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>BABER</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Bank Address Bit Error. Each bit indicates the bit error count on each of the up to 4 bank address bits. [0] is the error count for BA[0], [1] for BA[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x444</reg_address>
        <reg_name publish_address="0x444" publish_instance="SNPS_PHY">BISTBER2</reg_name>
        <reg_mnemonic>BISTBER2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DQBER0</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Bit Error. The error count for even DQS cycles. The first 8 bits indicate the error count for the first data beat (i.e. the data driven out on DQ[7:0] on the rising edge of DQS). The second 8 bits indicate the error on the second data beat (i.e. the error count of the data driven out on DQ[7:0] on the falling edge of DQS). For each of the 8-bit group, bit [0] is for DQ[0], [1] for DQ[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x448</reg_address>
        <reg_name publish_address="0x448" publish_instance="SNPS_PHY">BISTBER3</reg_name>
        <reg_mnemonic>BISTBER3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DQBER1</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Data Bit Error. The error count for odd DQS cycles. The first 8 bits indicate the error count for the first data beat (i.e. the data driven out on DQ[7:0] on the rising edge of DQS). The second 8 bits indicate the error on the second data beat (i.e. the error count of the data driven out on DQ[7:0] on the falling edge of DQS). For each of the 8-bit group, bit [0] is for DQ[0], [1] for DQ[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x44C</reg_address>
        <reg_name publish_address="0x44C" publish_instance="SNPS_PHY">BISTBER4</reg_name>
        <reg_mnemonic>BISTBER4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_11</bit_name>
            <bit_default>0 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CIDBER_RSVD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Chip ID Bit Error Reserved.. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CIDBER</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Chip ID Bit Error. Each bit indicate the bit error count on each of the up to 3 chip ID bits. CIDBER[0] is the error count for CID[0], CIDBER[1] for CID[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ABER</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Address Bit Error. Each bit indicates the bit error count on each of the 2 most-significant address bits. [0] is the error count for A[16] and [2] for A[17].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x450</reg_address>
        <reg_name publish_address="0x450" publish_instance="SNPS_PHY">BISTWCSR</reg_name>
        <reg_mnemonic>BISTWCSR</reg_mnemonic>
        <reg_description>
          <paragraph>BIST Word Count Status Register is used to return the number of words received from the address/command lane and data byte lane.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DXWCNT</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Byte Word Count. Indicates the number of words received from the byte lane.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ACWCNT</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Address/Command Word Count:. Indicates the number of words received from the address/command lane.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x454</reg_address>
        <reg_name publish_address="0x454" publish_instance="SNPS_PHY">BISTFWR0</reg_name>
        <reg_mnemonic>BISTFWR0</reg_mnemonic>
        <reg_description>
          <paragraph>BIST fail word registers are used to return the last failing word of the address/command lane and data byte lane. Note: Custom pin mapping, if defined, does not apply to BIST mode. The RAS bit status signal below (BISTFWR1.ACTWEBS) is always derived from the looped back ACT_N pin in the PUB macro. In turn, ACT_N always carries the BIST-generated RAS_N signal.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CSWEBS</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Chip Select Fail Word. Bit status during a word error for each of the up to 12 CS# bits.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_19</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ACTWEBS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ACT_N/RAS Fail Word. Bit status during a word error for the ACT_N/RAS.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>AWEBS</bit_name>
            <bit_default>00 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Address Fail Word. Bit status during a word error for each of the up to 16 address bits.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x458</reg_address>
        <reg_name publish_address="0x458" publish_instance="SNPS_PHY">BISTFWR1</reg_name>
        <reg_mnemonic>BISTFWR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CSWEBS_RSVD</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Chip Select Fail Word Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CSWEBS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Chip Select Fail Word. Bit status during a word error for each of the up to 12 CS# bits.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_19</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ACTWEBS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ACT_N/RAS Fail Word. Bit status during a word error for the ACT_N/RAS.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>AWEBS</bit_name>
            <bit_default>00 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Address Fail Word. Bit status during a word error for each of the up to 16 address bits.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x45C</reg_address>
        <reg_name publish_address="0x45C" publish_instance="SNPS_PHY">BISTFWR2</reg_name>
        <reg_mnemonic>BISTFWR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DMWEBS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Data Mask Fail Word. Bit status during a word error for the data mask (DM) bit. DMWEBS [0] is for the first DM beat, DMWEBS [1] is for the second DM beat, and so on.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMWEBS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Data Mask Fail Word. Bit status during a word error for the data mask (DM) bit on nibble 1. X4DMWEBS [0] is for the first DM beat, X4DMWEBS [1] is for the second DM beat, and so on.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22:21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CIDWEBS_RSVD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Chip ID Fail Word Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CIDWEBS</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Chip ID Fail Word. Bit status during a word error for each of the up to 3 chip ID bits.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>BAWEBS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Bank Group / Bank Address Fail Word. Bit status during a word error for each of the up to 2 bank groups bits and 2 bank address bits.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODTWEBS_RSVD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Fail Word Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODTWEBS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Fail Word. Bit status during a word error for each of the up to 8 ODT bits.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKEWEBS_RSVD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>CKE Fail Word Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKEWEBS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>CKE Fail Word. Bit status during a word error for each of the up to 8 CKE bits.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x460</reg_address>
        <reg_name publish_address="0x460" publish_instance="SNPS_PHY">BISTBER5</reg_name>
        <reg_mnemonic>BISTBER5</reg_mnemonic>
        <reg_description>
          <paragraph>BIST error registers are used to return the number of errors on individual data bits of the address/command lane and data byte lane. Bit error registers only return up to 4 errors on the address/command bits and up to 8 errors on the data bits. To diagnose more errors on a bit, use the BIST mask registers to mask all but the bit of interest and re-run the BIST. In this case the word error counter is equal to the bit error counter.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODTBER</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>ODT Bit Error. Each bit indicates the bit error count on each of the up to 8 ODT bits. ODTBER[0] is the error count for ODT[0], ODTBER[1] for ODT[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_8</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKEBER</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>CKE Bit Error. Each bit indicates the bit error count on each of the up to 8 CKE bits. CKEBER[0] is the error count for CKE[0], CKEBER[1] for CKE[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4DC</reg_address>
        <reg_name publish_address="0x4DC" publish_instance="SNPS_PHY">RANKIDR</reg_name>
        <reg_mnemonic>RANKIDR</reg_mnemonic>
        <reg_description>
          <paragraph>The rank ID register is used to select the rank register that should be written or read from a configuration port when accessing indirectly-addressed rank registers. Indirectly accessed rank registers appear in the register map as one 32-bit register but internally the register is replicated for up to 12 sets for each of the up to 12 ranks. To access these registers from the configuration register port, the rank number must first be specified in the RANKID register, then a write or read is performed to the memory mapped register to access register bits for the selected rank. Examples of indirectly addressed rank registers are ODTCR, DXnLCDLR0-5 and DXnGTR0. For registers that only hold trained delay values, the rank specified in the RANKDR register to access these values must be the trained rank value. To access ODTCR, the RANKIDR register must hold the physical rank value.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RANKRID</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Rank Read ID. Selects one of the up to 12 rank registers that should be read during a configuration register access.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RANKWID</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Rank Write ID. Selects one of the up to 12 rank registers that should be written during a configuration register access.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4E0</reg_address>
        <reg_name publish_address="0x4E0" publish_instance="SNPS_PHY">RIOCR0</reg_name>
        <reg_mnemonic>RIOCR0</reg_mnemonic>
        <reg_description>
          <paragraph>The Rank I/O Configuration Registers are used to control output enables, on-die termination enables, and power-down enables for SSTL I/Os for all rank (CKE, ODT, and CS#) signals going to the SDRAM.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_28</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CSPDR_RSVD</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>SDRAM CS# Power Down Receiver Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CSPDR</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>SDRAM CS# Power Down Receiver. Powers down, when set, the input receiver on the I/O CS#[11:0] pins. CSPDR[0] controls the power down for CS#[0], CSPDR[1] controls the power down for CS#[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_12</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CSODT_RSVD</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CSODT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for CS#[11:0] pins. CSODT[0] controls the on-die termination for CS#[0], CSODT[1] controls the on-die termination for CS#[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4E4</reg_address>
        <reg_name publish_address="0x4E4" publish_instance="SNPS_PHY">RIOCR1</reg_name>
        <reg_mnemonic>RIOCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODTPDR_RSVD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Rank Power Down Receiver Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODTPDR</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>Rank Power Down Receiver. Powers down, when set, the input receiver on the I/O ODT[7:0] pins. ODTPDR[0] controls the power down for ODT[0], ODTPDR[1] controls the power down for ODT[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODTODT_RSVD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODTODT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for ODT[7:0] pins. ODTODT[0] controls the on-die termination for ODT[0], ODTODT[1] controls the on-die termination for ODT[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKEPDR_RSVD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Rank Power Down Receiver Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKEPDR</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>Rank Power Down Receiver. Powers down, when set, the input receiver on the I/O CKE[7:0] pins. CKEPDR[0] controls the power down for CKE[0], CKEPDR[1] controls the power down for CKE[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKEODT_RSVD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKEODT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for CKE[7:0] pins. CKEODT[0] controls the on-die termination for CKE[0], CKEODT[1] controls the on-die termination for CKE[1], and so on.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4E8</reg_address>
        <reg_name publish_address="0x4E8" publish_instance="SNPS_PHY">RIOCR2</reg_name>
        <reg_mnemonic>RIOCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>COEMODE_RSVD</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>SDRAM Chip ID Output Enable (OE) Mode Selection Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>COEMODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>SDRAM Chip ID Output Enable (OE) Mode Selection. Bits [1:0] for C[0], bits [3:2] for C[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CSOEMODE_RSVD</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>SDRAM CS_n Output Enable (OE) Mode Selection Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CSOEMODE</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>SDRAM CS_n Output Enable (OE) Mode Selection. Bits [1:0] for CS_n[0], bits [3:2] for CS_n[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'n11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4EC</reg_address>
        <reg_name publish_address="0x4EC" publish_instance="SNPS_PHY">RIOCR3</reg_name>
        <reg_mnemonic>RIOCR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_0</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4F0</reg_address>
        <reg_name publish_address="0x4F0" publish_instance="SNPS_PHY">RIOCR4</reg_name>
        <reg_mnemonic>RIOCR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKEOEMODE_RSVD</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>SDRAM CKE Output Enable (OE) Mode Selection Reserved. Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKEOEMODE</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>SDRAM CKE Output Enable (OE) Mode Selection. Bits [1:0] for CKE[0], bits [3:2] for CKE[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4F4</reg_address>
        <reg_name publish_address="0x4F4" publish_instance="SNPS_PHY">RIOCR5</reg_name>
        <reg_mnemonic>RIOCR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_16</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODTOEMODE_RSVD</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved. Return zeroes on reads.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODTOEMODE</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Bits [1:0] for ODT[0], bits [3:2] for ODT[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x500</reg_address>
        <reg_name publish_address="0x500" publish_instance="SNPS_PHY">ACIOCR0</reg_name>
        <reg_mnemonic>ACIOCR0</reg_mnemonic>
        <reg_description>
          <paragraph>The AC I/O Configuration Registers are used to control output enables, on-die termination enables, and power-down enables for SSTL I/Os for all address/command signals going to the SDRAM, including the SDRAM clock (CK).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACSR</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Address/Command Slew Rate. Selects slew rate of the I/O for all address and command pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSTIOM</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>SDRAM Reset I/O Mode. Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for SDRAM Reset.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSTPDR</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>SDRAM Reset Power Down Receiver. Powers down, when set, the input receiver on the I/O for SDRAM RST# pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_27</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RSTODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for SDRAM RST# pin.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_25_14</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKPDR</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>CK Power Down Receiver. Powers down, when set, the input receiver on the I/O for CK[0], CK[1], CK[2] and CK[3] pins, respectively.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_9</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKODT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for CK[0], CK[1], CK[2] and CK[3] pins, respectively.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACPDR</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>AC Power Down Receiver. Powers down, when set, the input receiver on the I/O for ACT#, BG[1:0], BA[1:0], and A[17:0] pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_3</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination on the I/O for ACT#, BG[1:0] BA[1:0], and A[17:0] pins.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACIOM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Address/Command I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for all address and command pins. This bit connects to bit [0] of the IOM pin.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x504</reg_address>
        <reg_name publish_address="0x504" publish_instance="SNPS_PHY">ACIOCR1</reg_name>
        <reg_mnemonic>ACIOCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>AOEMODE</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>SDRAM Address OE Mode Selection. Bits [1:0] for A[0], bits [3:2] for A[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x508</reg_address>
        <reg_name publish_address="0x508" publish_instance="SNPS_PHY">ACIOCR2</reg_name>
        <reg_mnemonic>ACIOCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_0</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x50C</reg_address>
        <reg_name publish_address="0x50C" publish_instance="SNPS_PHY">ACIOCR3</reg_name>
        <reg_mnemonic>ACIOCR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAROEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>SDRAM Parity Output Enable (OE) Mode Selection. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BGOEMODE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>SDRAM Bank Group Output Enable (OE) Mode Selection. Bits [1:0] for BG[0], bits [3:2] for BG[1]. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BAOEMODE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>SDRAM Bank Address Output Enable (OE) Mode Selection. Bits [1:0] for BA[0], bits [3:2] for BA[1]. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A17OEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>SDRAM A[17] Output Enable (OE) Mode Selection. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A16OEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>SDRAM A[16] / RAS_n Output Enable (OE) Mode Selection. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACTOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>SDRAM ACT_n Output Enable (OE) Mode Selection (DDR4 only). Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_8</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKOEMODE</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>SDRAM CK Output Enable (OE) Mode Selection. Bits [1:0] for CK[0], bits [3:2] for CK[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x510</reg_address>
        <reg_name publish_address="0x510" publish_instance="SNPS_PHY">ACIOCR4</reg_name>
        <reg_mnemonic>ACIOCR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_0</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x520</reg_address>
        <reg_name publish_address="0x520" publish_instance="SNPS_PHY">IOVCR0</reg_name>
        <reg_mnemonic>IOVCR0</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used for controlling the VREF of the functional SSTL cells.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACREFIOM</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Address/command lane VREF IOM. Note: Used only by D4MU I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACREFPEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Address/command lane VREF Pad Enable. Enables the pass gate between (to connect) VREF and PAD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACREFEEN</bit_name>
            <bit_default>11 </bit_default>
            <bit_description>
              <paragraph>Address/command lane Internal VREF Enable. Enables the generation of VREF value for external address/command lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACREFSEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Enables the generation of VREF value for internal address/command lane single-end IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACREFIEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Address/command lane Internal VREF Enable. Enables the generation of VREF value for internal address/command lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACREFESEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Address/command lane External VREF Select. Selects the generated VREF value for external address/command lane I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACREFSSEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Selects the generated VREF value for internal address/command lane single-end I/O buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACVREFISEL</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>REFSEL Control for internal AC I/Os. Selects the generated VREF value for internal AC I/Os.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x524</reg_address>
        <reg_name publish_address="0x524" publish_instance="SNPS_PHY">IOVCR1</reg_name>
        <reg_mnemonic>IOVCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_10</bit_name>
            <bit_default>00 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZQREFPEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ZQ VREF Pad Enable. Enables the pass gate between (to connect) VREF and PAD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZQREFIEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>ZQ Internal VREF Enable. Enables the generation of VREF for ZQ internal I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZQREFISEL</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>ZQ Internal VREF Select. Selects the generated VREF value for ZQ internal I/Os.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x528</reg_address>
        <reg_name publish_address="0x528" publish_instance="SNPS_PHY">VTCR0</reg_name>
        <reg_mnemonic>VTCR0</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used for miscellaneous configurations specific to VREF training. Note: VREF Training can be used with DDR4 only.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TVREF</bit_name>
            <bit_default>011 </bit_default>
            <bit_description>
              <paragraph>DRAM VREFDQ Settling Time. Number of ctl_clk required to meet (&gt; 150ns) timing requirements during DRAM VREFDQ training. The valid values are below: - 3'b000 = No of ctl_clk = 32 - 3'b001 = No of ctl_clk = 64 - 3'b010 = No of ctl_clk = 96 - 3'b011 = No of ctl_clk = 128 - 3'b100 = No of ctl_clk = 160 - 3'b101 = No of ctl_clk = 192 - 3'b110 = No of ctl_clk = 224 - 3'b111 = No of ctl_clk = 256</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DVEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>DRAM VREFDQ Training Enable. When set, DRAM VREFDQ training will be performed for all enabled byte lanes and all enabled ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDAEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DRAM Per Device Addressability. When enabled, each device will receive VREF DQ values independently.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_26_22</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DVSS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREFDQ Step Size. DRAM VREFDQ step size used during DRAM VREFDQ training. The register value of N indicates step size of (N+1). The valid step sizes are 1 to 16.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DVMAX</bit_name>
            <bit_default>11 0010</bit_default>
            <bit_description>
              <paragraph>DRAM VREFDQ Maximum Limit. Maximum VREF limit value used during DRAM VREF training</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DVMIN</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREFDQ Minimum Limit. Minimum VREF limit value used during DRAM VREF training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DVINIT</bit_name>
            <bit_default>01 1001</bit_default>
            <bit_description>
              <paragraph>DRAM VREFDQ Initial Value. Initial DRAM DQ VREF value used during DRAM VREF training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x52C</reg_address>
        <reg_name publish_address="0x52C" publish_instance="SNPS_PHY">VTCR1</reg_name>
        <reg_mnemonic>VTCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>HVSS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>HOST VREFDQ Step Size. Host VREF step size used during VREF training. The register value of N indicates step size of (N+1).The valid step sizes are 1 to 16.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>HVMAX</bit_name>
            <bit_default>11 1111</bit_default>
            <bit_description>
              <paragraph>HOST VREFDQ Maximum Limit. Maximum VREF limit value used during HOST VREF training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>HVMIN</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>HOST VREFDQ Minimum Limit. Minimum VREF limit value used during HOST VREF training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>VWCR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>VREF Word Count. The number of times same memory location range is written/read for each loop in VREF training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_11</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SHRNK</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Static Host Vref Rank Value. When SHREN is enabled, SHRNK [1:0] will be used for Vref rank control for all DQ IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SHREN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Host Vref Rank Enable. When Enabled, vref rank control for all DQ IO buffers will be static i.e. SHRNK [1:0]. When Disabled, vref rank control for DQ IOs will be dynamically changing based on rank of read command.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TVREFIO</bit_name>
            <bit_default>011 </bit_default>
            <bit_description>
              <paragraph>HOST VREFDQ Settling Time. Number of ctl_clk required to meet (&gt; 200ns) VREF Settling timing requirements during Host VREFDQ training. The valid values are: - 3'b000 = No of ctl_clk = 32 - 3'b001 = No of ctl_clk = 64 - 3'b010 = No of ctl_clk = 96 - 3'b011 = No of ctl_clk = 128 - 3'b100 = No of ctl_clk = 160 - 3'b101 = No of ctl_clk = 192 - 3'b110 = No of ctl_clk = 224 - 3'b111 = No of ctl_clk = 256</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>EOFF</bit_name>
            <bit_default>10 </bit_default>
            <bit_description>
              <paragraph>DRAM / HOST VREFDQ LCDL Eye Offset. Eye LCDL Offset value for VREF training: Valid values are: - 2'b00 = 0 i.e. no offset - 2'b01 = Initial LCDL / 8 - 2'b10 = Initial LCDL / 4 - 2'b11 = Initial LCDL / 2</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ENUM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DRAM / HOST VREFDQ LCDL Eye Point Test. Number of LCDL Eye points for which VREF training is repeated. The valid values are: - 1'b0 = Initial LCDL value. Determined from eye training or programmed before starting VREF training. - 1'b1 = Three LCDL values. Initial LCDL value; Initial LCDL value + an offset; Initial LCDL value - offset. The offset is determined by EOFF field.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>HVEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>HOST VREFDQ Internal VREF Training Enable. When set, HOST VREFDQ training will be performed for all enabled byte lanes and all enabled ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>HVIO</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Host VREFDQ IO Type Control. Controls whether IO VREF value will be used per rank or common across all ranks. - 1'b0 = IO VREF value will switch based on rank of read command. - 1'b1 = IO VREF value will remain same for reads across all ranks. Note: This field should be programmed based on IO requirement.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x540</reg_address>
        <reg_name publish_address="0x540" publish_instance="SNPS_PHY">ACBDLR0</reg_name>
        <reg_mnemonic>ACBDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The AC bit delay line registers is used to select the delay value on the BDLs used in the AC macro. A single BDL field in the ACBDLR register connects to a corresponding AC BDL.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CK3BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CK3 Bit Delay. Delay select for the BDL on CK3.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CK2BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CK2 Bit Delay. Delay select for the BDL on CK2.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CK1BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CK1 Bit Delay. Delay select for the BDL on CK1.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CK0BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CK0 Bit Delay. Delay select for the BDL on CK0.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x544</reg_address>
        <reg_name publish_address="0x544" publish_instance="SNPS_PHY">ACBDLR1</reg_name>
        <reg_mnemonic>ACBDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PARBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>PARIN Bit Delay. Delay select for the BDL on Parity.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A16BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A16 Bit Delay. Delay select for the BDL on Address A[16]. In DDR3 mode this pin is connected to WE.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A17BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A17 Bit Delay. Delay select for the BDL on Address A[17]. When not in DDR4 mode this pin is connected to CAS.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACTBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>ACT_n / RAS Bit Delay. Delay select for the BDL on ACTN.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x548</reg_address>
        <reg_name publish_address="0x548" publish_instance="SNPS_PHY">ACBDLR2</reg_name>
        <reg_mnemonic>ACBDLR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BG1BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>BG1 Bit Delay. Delay select for the BDL on BG[1].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BG0BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>BG0 Bit Delay. Delay select for the BDL on BG[0].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BA1BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>BA1 Bit Delay. Delay select for the BDL on BA[1].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>BA0BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>BA0 Bit Delay. Delay select for the BDL on BA[0].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x54C</reg_address>
        <reg_name publish_address="0x54C" publish_instance="SNPS_PHY">ACBDLR3</reg_name>
        <reg_mnemonic>ACBDLR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CS3BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[3] Bit Delay. Delay select for the BDL on CS[3].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CS2BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[2] Bit Delay. Delay select for the BDL on CS[2].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CS1BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[1] Bit Delay. Delay select for the BDL on CS[1].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CS0BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[0] Bit Delay. Delay select for the BDL on CS[0].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x550</reg_address>
        <reg_name publish_address="0x550" publish_instance="SNPS_PHY">ACBDLR4</reg_name>
        <reg_mnemonic>ACBDLR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODT3BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>ODT[3] Bit Delay. Delay select for the BDL on ODT[3].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODT2BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>ODT[2] Bit Delay. Delay select for the BDL on ODT[2].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODT1BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>ODT[1] Bit Delay. Delay select for the BDL on ODT[1].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODT0BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>ODT[0] Bit Delay. Delay select for the BDL on ODT[0].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x554</reg_address>
        <reg_name publish_address="0x554" publish_instance="SNPS_PHY">ACBDLR5</reg_name>
        <reg_mnemonic>ACBDLR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKE3BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CKE[3] Bit Delay. Delay select for the BDL on CKE[3].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKE2BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CKE[2] Bit Delay. Delay select for the BDL on CKE[2].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKE1BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CKE[1] Bit Delay. Delay select for the BDL on CKE[1].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CKE0BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CKE[0] Bit Delay. Delay select for the BDL on CKE[0].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x558</reg_address>
        <reg_name publish_address="0x558" publish_instance="SNPS_PHY">ACBDLR6</reg_name>
        <reg_mnemonic>ACBDLR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A03BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[3] Bit Delay. Delay select for the BDL on A[3].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A02BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[2] Bit Delay. Delay select for the BDL on A[2].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A01BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[1] Bit Delay. Delay select for the BDL on A[1].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A00BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[0] Bit Delay. Delay select for the BDL on A[0].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x55C</reg_address>
        <reg_name publish_address="0x55C" publish_instance="SNPS_PHY">ACBDLR7</reg_name>
        <reg_mnemonic>ACBDLR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A07BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[7] Bit Delay. Delay select for the BDL on A[7].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A06BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[6] Bit Delay. Delay select for the BDL on A[6].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A05BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[5] Bit Delay. Delay select for the BDL on A[5].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A04BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[4] Bit Delay. Delay select for the BDL on A[4].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x560</reg_address>
        <reg_name publish_address="0x560" publish_instance="SNPS_PHY">ACBDLR8</reg_name>
        <reg_mnemonic>ACBDLR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A11BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[11] Bit Delay. Delay select for the BDL on A[11].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A10BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[10] Bit Delay. Delay select for the BDL on A[10].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A09BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[9] Bit Delay. Delay select for the BDL on A[9].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A08BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[8] Bit Delay. Delay select for the BDL on A[8].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x564</reg_address>
        <reg_name publish_address="0x564" publish_instance="SNPS_PHY">ACBDLR9</reg_name>
        <reg_mnemonic>ACBDLR9</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A15BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[15] Bit Delay. Delay select for the BDL on A[15].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A14BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[14] Bit Delay. Delay select for the BDL on A[14].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A13BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[13] Bit Delay. Delay select for the BDL on A[13].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>A12BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>A[12] Bit Delay. Delay select for the BDL on A[12].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x568</reg_address>
        <reg_name publish_address="0x568" publish_instance="SNPS_PHY">ACBDLR10</reg_name>
        <reg_mnemonic>ACBDLR10</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CID2BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CID[2] Bit Delay. Delay select for the BDL on Chip ID CID[2].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CID1BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CID[1] Bit Delay. Delay select for the BDL on Chip ID CID[1].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CID0BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CID[0] Bit Delay. Delay select for the BDL on Chip ID CID[0].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x56C</reg_address>
        <reg_name publish_address="0x56C" publish_instance="SNPS_PHY">ACBDLR11</reg_name>
        <reg_mnemonic>ACBDLR11</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CS7BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[7] Bit Delay. Delay select for the BDL on CS[7].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CS6BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[6] Bit Delay. Delay select for the BDL on CS[6].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CS5BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[5] Bit Delay. Delay select for the BDL on CS[5].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CS4BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[4] Bit Delay. Delay select for the BDL on CS[4].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x570</reg_address>
        <reg_name publish_address="0x570" publish_instance="SNPS_PHY">ACBDLR12</reg_name>
        <reg_mnemonic>ACBDLR12</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CS11BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[11] Bit Delay. Delay select for the BDL on CS[11].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CS10BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[10] Bit Delay. Delay select for the BDL on CS[10].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CS9BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[9] Bit Delay. Delay select for the BDL on CS[9].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CS8BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CS[8] Bit Delay. Delay select for the BDL on CS[8].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x574</reg_address>
        <reg_name publish_address="0x574" publish_instance="SNPS_PHY">ACBDLR13</reg_name>
        <reg_mnemonic>ACBDLR13</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODT7BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>ODT[7] Bit Delay. Delay select for the BDL on ODT[7].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODT6BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>ODT[6] Bit Delay. Delay select for the BDL on ODT[6].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODT5BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>ODT[5] Bit Delay. Delay select for the BDL on ODT[5].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ODT4BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>ODT[4] Bit Delay. Delay select for the BDL on ODT[4].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x578</reg_address>
        <reg_name publish_address="0x578" publish_instance="SNPS_PHY">ACBDLR14</reg_name>
        <reg_mnemonic>ACBDLR14</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKE7BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CKE[7] Bit Delay. Delay select for the BDL on CKE[7].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKE6BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CKE[6] Bit Delay. Delay select for the BDL on CKE[6].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKE5BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CKE[5] Bit Delay. Delay select for the BDL on CKE[5].</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>CKE4BD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>CKE[4] Bit Delay. Delay select for the BDL on CKE[4].</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x580</reg_address>
        <reg_name publish_address="0x580" publish_instance="SNPS_PHY">ACLCDLR</reg_name>
        <reg_mnemonic>ACLCDLR</reg_mnemonic>
        <reg_description>
          <paragraph>The AC Local calibrated Delay Line Registers are used to select the delay value on the LCDL used in the AC macro for the controller and DDR clock. These two LCDLs in the AC share a common delay select control coming from this register.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_9</bit_name>
            <bit_default>000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ACD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Address/Command Delay. Delay select for the address/command (ACD) LCDL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x5A0</reg_address>
        <reg_name publish_address="0x5A0" publish_instance="SNPS_PHY">ACMDLR0</reg_name>
        <reg_mnemonic>ACMDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The AC Master Delay Line Register 0 return different period values measured by the master delay line in the AC macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Target Period. Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>IPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Initial Period. Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x5A4</reg_address>
        <reg_name publish_address="0x5A4" publish_instance="SNPS_PHY">ACMDLR1</reg_name>
        <reg_mnemonic>ACMDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>The AC Master Delay Line Registers return different period values measured by the master delay line in the AC macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_9</bit_name>
            <bit_default>000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Mast Delay Line Delay. Delay select for the LCDL for the Master Delay Line.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x680</reg_address>
        <reg_name publish_address="0x680" publish_instance="SNPS_PHY">ZQCR</reg_name>
        <reg_mnemonic>ZQCR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used for impedance control and calibration to be enable the programmable and PVT compensated on die termination (ODT) and output impedance of the functional SSTL cells. Refer to the SSTL PHY data book for details on impedance control.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZCTRL_UPPER</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ZCTRL Upper Bus. Bits 31:28 of ZCTRL bus going to PZCTRL cell (for D4MU IOs). Reserved for all other I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>FORCE_ZCAL_VT_UPDATE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Force Impedance Calibration VT Update. When set to 1'b1, forces a ZCAL VT update to the impedance calibration FSM. A write of 1'b1 must be followed by a write of 1'b0 to disable the request. This is a good alternative to the PHY and DFI update request signals.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DIS_NON_LIN_COMP</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Set to 1'b0 to disable non-linear compensation for single ended termination. Typically termination calibration is scaled in the PZQ cell to compensate for expected non-linearity between P and N transistors. With single-ended termination, differences between N and P are irrelevant, so this scaling should no longer be applied. To avoid the non-linearity compensation, termination should be trained as if it were an off-chip driver (OCD). Caution: Set this bit to 1'b0 when the PU_ODT_ONLY bit is set to 1'b1.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PU_ODT_ONLY</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable pullup only ODT calibration for all segments. This is desirable per the LPDDR3 spec. When this is enabled, the impedance calibration code for pulldown termination will be all zeros. The calibration value used for pullup only termination can be programmed in the ZQnPR register. Note: Must be set to the same value as ASYM_DRV_EN bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ASYM_DRV_EN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enable Asymmetric Drive Strength Enable. Enable Asymmetric drive strength calibration for all segments. This is desirable per the LPDDR3 specification which supports independent calibration values for pullup and pulldown drive strengths. The independent calibration values can be programmed in the ZQnPR register. Note: Must be set to the same value as PU_ODT_ONLY bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>IODLMT</bit_name>
            <bit_default>000 0010</bit_default>
            <bit_description>
              <paragraph>IO VT Drift Limit. Specifies the minimum change in the Impedance calibration VT code in one direction. Whenever this limit is exceeded, a PUB level request is raised for ZCTRL code update to the PVREF/PVREFE IOs. This will be followed by either a PHY update request to the memory controller or using an incoming DFI control update request. Once the update signal is received, the PVREF and PVREFE IOs will receive the updated impedance calibration code. The limit is specified in terms of binary ZCTRL values. A value of 1'b0 disables the assertion of the IO VT drift status signal.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>AVGEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Averaging Algorithm Enable. If set, enables averaging algorithm.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>AVGMAX</bit_name>
            <bit_default>10 </bit_default>
            <bit_description>
              <paragraph>Maximum Averaging Round. Specifies the maximum number of averaging rounds to be used by averaging algorithm. Valid values are: - 2'b00 = 2 rounds - 2'b01 = 4 rounds - 2'b10 = 8 rounds - 2'b11 = 16 rounds</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZCALT</bit_name>
            <bit_default>001 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Type. Valid decoding of the calibration type are as follows: - 3'b000 = Disable calibration measurements - 3'b001 = Continuous calibration measurements - 3'b010 - 3'b011 = Reserved - 3'b100 = VT Update triggers one calibration measurement for all segments - 3'b101 = VT Update triggers one calibration measurement for one segment - 3'b110 = VT Update triggers one calibration measurement for 1/2 of a segment (ODT impedance elements or output driver impedance elements) - 3'b111 = VT Update triggers one calibration measurement for 1/4 of a segment (one impedance element) Note: VT update is defined as one of DFI control update, or PHY update, or forced ZCAL VT update.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PGWAIT</bit_name>
            <bit_default>101 </bit_default>
            <bit_description>
              <paragraph>Programmable Wait. Specifies the number of clock cycles to remain in the WAIT state of the Impedance Controller FSM. Valid values are: - 3'b000, if ctl_clk &lt;= 100 MHz - 3'b001, if 100 MHz &lt; ctl_clk &lt;= 200 MHz - 3'b010, if 200 Mhz &lt; ctl_clk &lt;= 267 MHz - 3'b011, if 267 MHz &lt; ctl_clk &lt;= 300 MHz - 3'b100, if 300 MHz &lt; ctl_clk &lt;= 333 MHz - 3'b101, if 333 MHz &lt; ctl_clk &lt;= 400 MHz - 3'b110, if 400 MHz &lt; ctl_clk &lt;= 467 MHz - 3'b111, if 467 MHz &lt; ctl_clk Note: The default value corresponds to a clock frequency of 400MHz.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_3</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZQPD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>ZQ Power Down. Powers down, if set, all PZQ cells.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TERM_OFF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Termination OFF. When set, pullup and pulldown termination are turned off i.e., a value of '0' is driven on ZCTRL[27:14] for the respective segments. Note: This is applies only in LPDDR2.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_0</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x684</reg_address>
        <reg_name publish_address="0x684" publish_instance="SNPS_PHY">ZQ0PR</reg_name>
        <reg_mnemonic>ZQ0PR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to provide the programmable divide ratio selects for each of the "n" SSTL IO calibration segments.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_28</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZCTRL_UPPER</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ZCTRL Upper Bus. Bits 31:28 of ZCTRL bus going to PZCTRL cell (for D4MU IOs). Reserved for all other I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PD_DRV_ADJUST</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid values are: - 2'b00 = No adjustment - 2'b01 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength - 2'b10 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength - 2'b11 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PU_DRV_ADJUST</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid values are: - 2'b00 = No adjustment - 2'b01 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength - 2'b10 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength - 2'b11 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_PU_ODT_ONLY</bit_name>
            <bit_default>0111</bit_default>
            <bit_description>
              <paragraph>Selects the external resistor divide ratio to be used for pullup only termination calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_ASYM_DRV_PD</bit_name>
            <bit_default>1011</bit_default>
            <bit_description>
              <paragraph>Select the external resistor divide ratio to be used for pulldown drive calibration during asymmetric drive strength calibration. If symmetric drive strength is desired and ZQCR.ASYM_DRV_EN = 1'b1 then set these bits to same value as ZPROG_ASYM_DRV_PU.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_ASYM_DRV_PU</bit_name>
            <bit_default>1011</bit_default>
            <bit_description>
              <paragraph>Select the external resistor divide ratio to be used for pullup drive calibration during asymmetric drive strength calibration. If symmetric drive strength is desired and ZQCR.ASYM_DRV_EN = 1'b1 then set these bits to same value as ZPROG_ASYM_DRV_PD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZQDIV</bit_name>
            <bit_default>0111 1011</bit_default>
            <bit_description>
              <paragraph>Impedance Divide Ratio. Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows: - ZQDIV[7:4] = On-die termination divide select - ZQDIV[3:0] = Output impedance divide select</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x688</reg_address>
        <reg_name publish_address="0x688" publish_instance="SNPS_PHY">ZQ0DR</reg_name>
        <reg_mnemonic>ZQ0DR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to override or report the Impedance data for each of the "n" SSTL IO calibration segments.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DRV_ZDEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When this bit is set, it allows users to directly drive the pullup and pulldown drive strength bits of the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic. If the user intends to change bits 13:0 of this register, then it is mandatory that this is bit is set to 1'b1 as well.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODT_ZDEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When this bit is set, it allows users to directly drive the pullup and pulldown termination bits of the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic. If the user intends to change bits 27:14 of this register, then it is mandatory that this is bit is set to 1'b1 as well.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZSEGBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Segment Bypass. When set bypass the current calibration segment during automatic calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_28</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZDATA</bit_name>
            <bit_default>0000 0000 0000 0001 1000 0011 0000</bit_default>
            <bit_description>
              <paragraph>Impedance Data. Data: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed. ZDATA field mapping is: - ZDATA[27:21] is used to select the pull-up on-die termination impedance - ZDATA[20:14] is used to select the pull-down on-die termination impedance - ZDATA[13:7] is used to select the pull-up output impedance - ZDATA[6:0] is used to select the pull-down output impedance</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x68C</reg_address>
        <reg_name publish_address="0x68C" publish_instance="SNPS_PHY">ZQ0SR</reg_name>
        <reg_mnemonic>ZQ0SR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to provide the status for impedance control and calibration to enable the programmable and PVT compensated on die termination (ODT) and output impedance of the functional SSTL cells.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_12</bit_name>
            <bit_default>0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PD_DRV_SAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Pull-down drive strength code saturated due to drive strength adjustment setting in ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1'b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PU_DRV_SAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Pull-up drive strength code saturated due to drive strength adjustment setting in ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1'b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Done. Indicates that the first round of impedance calibration has completed. Any time impedance calibration is restarted (after a ZCAL bypass exit or ZCAL configuration register write), this bit goes back to 1'b0 till all segments are re-calibrated, following which this bit returns to 1'b1.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Error. If set, indicates that there was an error during impedance calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>OPU</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>OPD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZPU</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZPD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x694</reg_address>
        <reg_name publish_address="0x694" publish_instance="SNPS_PHY">ZQ1PR</reg_name>
        <reg_mnemonic>ZQ1PR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to provide the programmable divide ratio selects for each of the "n" SSTL IO calibration segments.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_28</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZCTRL_UPPER</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ZCTRL Upper Bus. Bits 31:28 of ZCTRL bus going to PZCTRL cell (for D4MU IOs). Reserved for all other I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PD_DRV_ADJUST</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid values are: - 2'b00 = No adjustment - 2'b01 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength - 2'b10 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength - 2'b11 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PU_DRV_ADJUST</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid values are: - 2'b00 = No adjustment - 2'b01 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength - 2'b10 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength - 2'b11 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_PU_ODT_ONLY</bit_name>
            <bit_default>0111</bit_default>
            <bit_description>
              <paragraph>Selects the external resistor divide ratio to be used for pullup only termination calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_ASYM_DRV_PD</bit_name>
            <bit_default>1011</bit_default>
            <bit_description>
              <paragraph>Select the external resistor divide ratio to be used for pulldown drive calibration during asymmetric drive strength calibration. If symmetric drive strength is desired and ZQCR.ASYM_DRV_EN = 1'b1 then set these bits to same value as ZPROG_ASYM_DRV_PU.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_ASYM_DRV_PU</bit_name>
            <bit_default>1011</bit_default>
            <bit_description>
              <paragraph>Select the external resistor divide ratio to be used for pullup drive calibration during asymmetric drive strength calibration. If symmetric drive strength is desired and ZQCR.ASYM_DRV_EN = 1'b1 then set these bits to same value as ZPROG_ASYM_DRV_PD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZQDIV</bit_name>
            <bit_default>0111 1011</bit_default>
            <bit_description>
              <paragraph>Impedance Divide Ratio. Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows: - ZQDIV[7:4] = On-die termination divide select - ZQDIV[3:0] = Output impedance divide select</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x698</reg_address>
        <reg_name publish_address="0x698" publish_instance="SNPS_PHY">ZQ1DR</reg_name>
        <reg_mnemonic>ZQ1DR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to override or report the Impedance data for each of the "n" SSTL IO calibration segments.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DRV_ZDEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When this bit is set, it allows users to directly drive the pullup and pulldown drive strength bits of the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic. If the user intends to change bits 13:0 of this register, then it is mandatory that this is bit is set to 1'b1 as well.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODT_ZDEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When this bit is set, it allows users to directly drive the pullup and pulldown termination bits of the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic. If the user intends to change bits 27:14 of this register, then it is mandatory that this is bit is set to 1'b1 as well.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZSEGBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Segment Bypass. When set bypass the current calibration segment during automatic calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_28</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZDATA</bit_name>
            <bit_default>0000 0000 0000 0001 1000 0011 0000</bit_default>
            <bit_description>
              <paragraph>Impedance Data. Data: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed. ZDATA field mapping is: - ZDATA[27:21] is used to select the pull-up on-die termination impedance - ZDATA[20:14] is used to select the pull-down on-die termination impedance - ZDATA[13:7] is used to select the pull-up output impedance - ZDATA[6:0] is used to select the pull-down output impedance</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x69C</reg_address>
        <reg_name publish_address="0x69C" publish_instance="SNPS_PHY">ZQ1SR</reg_name>
        <reg_mnemonic>ZQ1SR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to provide the status for impedance control and calibration to enable the programmable and PVT compensated on die termination (ODT) and output impedance of the functional SSTL cells.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_12</bit_name>
            <bit_default>0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PD_DRV_SAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Pull-down drive strength code saturated due to drive strength adjustment setting in ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1'b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PU_DRV_SAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Pull-up drive strength code saturated due to drive strength adjustment setting in ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1'b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Done. Indicates that the first round of impedance calibration has completed. Any time impedance calibration is restarted (after a ZCAL bypass exit or ZCAL configuration register write), this bit goes back to 1'b0 till all segments are re-calibrated, following which this bit returns to 1'b1.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Error. If set, indicates that there was an error during impedance calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>OPU</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>OPD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZPU</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZPD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x6A4</reg_address>
        <reg_name publish_address="0x6A4" publish_instance="SNPS_PHY">ZQ2PR</reg_name>
        <reg_mnemonic>ZQ2PR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to provide the programmable divide ratio selects for each of the "n" SSTL IO calibration segments.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_28</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZCTRL_UPPER</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ZCTRL Upper Bus. Bits 31:28 of ZCTRL bus going to PZCTRL cell (for D4MU IOs). Reserved for all other I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PD_DRV_ADJUST</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid values are: - 2'b00 = No adjustment - 2'b01 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength - 2'b10 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength - 2'b11 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PU_DRV_ADJUST</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid values are: - 2'b00 = No adjustment - 2'b01 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength - 2'b10 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength - 2'b11 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_PU_ODT_ONLY</bit_name>
            <bit_default>0111</bit_default>
            <bit_description>
              <paragraph>Selects the external resistor divide ratio to be used for pullup only termination calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_ASYM_DRV_PD</bit_name>
            <bit_default>1011</bit_default>
            <bit_description>
              <paragraph>Select the external resistor divide ratio to be used for pulldown drive calibration during asymmetric drive strength calibration. If symmetric drive strength is desired and ZQCR.ASYM_DRV_EN = 1'b1 then set these bits to same value as ZPROG_ASYM_DRV_PU.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_ASYM_DRV_PU</bit_name>
            <bit_default>1011</bit_default>
            <bit_description>
              <paragraph>Select the external resistor divide ratio to be used for pullup drive calibration during asymmetric drive strength calibration. If symmetric drive strength is desired and ZQCR.ASYM_DRV_EN = 1'b1 then set these bits to same value as ZPROG_ASYM_DRV_PD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZQDIV</bit_name>
            <bit_default>0111 1011</bit_default>
            <bit_description>
              <paragraph>Impedance Divide Ratio. Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows: - ZQDIV[7:4] = On-die termination divide select - ZQDIV[3:0] = Output impedance divide select</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x6A8</reg_address>
        <reg_name publish_address="0x6A8" publish_instance="SNPS_PHY">ZQ2DR</reg_name>
        <reg_mnemonic>ZQ2DR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to override or report the Impedance data for each of the "n" SSTL IO calibration segments.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DRV_ZDEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When this bit is set, it allows users to directly drive the pullup and pulldown drive strength bits of the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic. If the user intends to change bits 13:0 of this register, then it is mandatory that this is bit is set to 1'b1 as well.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODT_ZDEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When this bit is set, it allows users to directly drive the pullup and pulldown termination bits of the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic. If the user intends to change bits 27:14 of this register, then it is mandatory that this is bit is set to 1'b1 as well.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZSEGBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Segment Bypass. When set bypass the current calibration segment during automatic calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_28</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZDATA</bit_name>
            <bit_default>0000 0000 0000 0001 1000 0011 0000</bit_default>
            <bit_description>
              <paragraph>Impedance Data. Data: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed. ZDATA field mapping is: - ZDATA[27:21] is used to select the pull-up on-die termination impedance - ZDATA[20:14] is used to select the pull-down on-die termination impedance - ZDATA[13:7] is used to select the pull-up output impedance - ZDATA[6:0] is used to select the pull-down output impedance</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x6AC</reg_address>
        <reg_name publish_address="0x6AC" publish_instance="SNPS_PHY">ZQ2SR</reg_name>
        <reg_mnemonic>ZQ2SR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to provide the status for impedance control and calibration to enable the programmable and PVT compensated on die termination (ODT) and output impedance of the functional SSTL cells.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_12</bit_name>
            <bit_default>0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PD_DRV_SAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Pull-down drive strength code saturated due to drive strength adjustment setting in ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1'b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PU_DRV_SAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Pull-up drive strength code saturated due to drive strength adjustment setting in ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1'b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Done. Indicates that the first round of impedance calibration has completed. Any time impedance calibration is restarted (after a ZCAL bypass exit or ZCAL configuration register write), this bit goes back to 1'b0 till all segments are re-calibrated, following which this bit returns to 1'b1.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Error. If set, indicates that there was an error during impedance calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>OPU</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>OPD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZPU</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZPD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x6B4</reg_address>
        <reg_name publish_address="0x6B4" publish_instance="SNPS_PHY">ZQ3PR</reg_name>
        <reg_mnemonic>ZQ3PR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to provide the programmable divide ratio selects for each of the "n" SSTL IO calibration segments.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_28</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZCTRL_UPPER</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ZCTRL Upper Bus. Bits 31:28 of ZCTRL bus going to PZCTRL cell (for D4MU IOs). Reserved for all other I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PD_DRV_ADJUST</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid values are: - 2'b00 = No adjustment - 2'b01 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength - 2'b10 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength - 2'b11 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PU_DRV_ADJUST</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid values are: - 2'b00 = No adjustment - 2'b01 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength - 2'b10 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength - 2'b11 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_PU_ODT_ONLY</bit_name>
            <bit_default>0111</bit_default>
            <bit_description>
              <paragraph>Selects the external resistor divide ratio to be used for pullup only termination calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_ASYM_DRV_PD</bit_name>
            <bit_default>1011</bit_default>
            <bit_description>
              <paragraph>Select the external resistor divide ratio to be used for pulldown drive calibration during asymmetric drive strength calibration. If symmetric drive strength is desired and ZQCR.ASYM_DRV_EN = 1'b1 then set these bits to same value as ZPROG_ASYM_DRV_PU.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZPROG_ASYM_DRV_PU</bit_name>
            <bit_default>1011</bit_default>
            <bit_description>
              <paragraph>Select the external resistor divide ratio to be used for pullup drive calibration during asymmetric drive strength calibration. If symmetric drive strength is desired and ZQCR.ASYM_DRV_EN = 1'b1 then set these bits to same value as ZPROG_ASYM_DRV_PD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZQDIV</bit_name>
            <bit_default>0111 1011</bit_default>
            <bit_description>
              <paragraph>Impedance Divide Ratio. Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows: - ZQDIV[7:4] = On-die termination divide select - ZQDIV[3:0] = Output impedance divide select</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x6B8</reg_address>
        <reg_name publish_address="0x6B8" publish_instance="SNPS_PHY">ZQ3DR</reg_name>
        <reg_mnemonic>ZQ3DR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to override or report the Impedance data for each of the "n" SSTL IO calibration segments.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DRV_ZDEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When this bit is set, it allows users to directly drive the pullup and pulldown drive strength bits of the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic. If the user intends to change bits 13:0 of this register, then it is mandatory that this is bit is set to 1'b1 as well.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ODT_ZDEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When this bit is set, it allows users to directly drive the pullup and pulldown termination bits of the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic. If the user intends to change bits 27:14 of this register, then it is mandatory that this is bit is set to 1'b1 as well.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZSEGBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Segment Bypass. When set bypass the current calibration segment during automatic calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_28</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>ZDATA</bit_name>
            <bit_default>0000 0000 0000 0001 1000 0011 0000</bit_default>
            <bit_description>
              <paragraph>Impedance Data. Data: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed. ZDATA field mapping is: - ZDATA[27:21] is used to select the pull-up on-die termination impedance - ZDATA[20:14] is used to select the pull-down on-die termination impedance - ZDATA[13:7] is used to select the pull-up output impedance - ZDATA[6:0] is used to select the pull-down output impedance</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x6BC</reg_address>
        <reg_name publish_address="0x6BC" publish_instance="SNPS_PHY">ZQ3SR</reg_name>
        <reg_mnemonic>ZQ3SR</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to provide the status for impedance control and calibration to enable the programmable and PVT compensated on die termination (ODT) and output impedance of the functional SSTL cells.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_12</bit_name>
            <bit_default>0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PD_DRV_SAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Pull-down drive strength code saturated due to drive strength adjustment setting in ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1'b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PU_DRV_SAT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Pull-up drive strength code saturated due to drive strength adjustment setting in ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1'b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Done. Indicates that the first round of impedance calibration has completed. Any time impedance calibration is restarted (after a ZCAL bypass exit or ZCAL configuration register write), this bit goes back to 1'b0 till all segments are re-calibrated, following which this bit returns to 1'b1.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Impedance Calibration Error. If set, indicates that there was an error during impedance calibration.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>OPU</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>OPD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZPU</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ZPD</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Valid status encodings are: - 2'b00 = Completed with no errors - 2'b01 = Overflow error - 2'b10 = Underflow error - 2'b11 = Calibration in progress</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x700</reg_address>
        <reg_name publish_address="0x700" publish_instance="SNPS_PHY">DX0GCR0</reg_name>
        <reg_mnemonic>DX0GCR0</reg_mnemonic>
        <reg_description>
          <paragraph>These registers are used for miscellaneous configurations specific to a particular instantiation of the DATX8 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CALBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Calibration Bypass. Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Master Delay Line Enable. Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_29_24</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDDLY</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Static Read Delay. Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Bypass. Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GSHIFT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Gear Shift. Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLPD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Power Down. Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLRST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Reset. Resets the byte PLL by driving the PLL reset pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSNSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSNSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQSN gate. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS gate. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTTOAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RTT On Additive Latency. Indicates when the ODT control of DQ/DQS SSTL I/Os is asserted during read cycles. Valid values are: - 1'b0 = ODT control is asserted approximately two cycles before its nominal position prior to the read transaction - 1'b1 = ODT control is asserted approximately one cycle before its nominal position prior to the read transaction Note: It is intended to allow the assertion of the ODT signal to be advanced by 1 or 2 cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTTOH</bit_name>
            <bit_default>01 </bit_default>
            <bit_description>
              <paragraph>RTT Output Hold. Indicates the number of clock cycles (from 0 to 3) after the read data post amble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to 1'b0) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read post amble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRAL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>PDR Additive Latency. Indicates when the PDR control of DQ/DQS SSTL I/Os is disabled (when the receiver is enabled) during read cycles if dynamic receiver power-down is enabled. Valid values are: - 2'b00 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost three-and-half SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost two-and-half SDRAM clock (CK) cycles before read data preamble - 2'b01 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost three SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost two SDRAM clock (CK) cycles before read data preamble - 2'b10 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost two-and-half SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost one-and-half SDRAM clock (CK) cycles before read data preamble - 2'b11 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost two SDRAM clock (CK) cycles before read data preamble. if dfi is odd read command almost one SDRAM clock (CK) cycles before read data preamble. Note: For systems that have bigger round trip delay (if DXnGTR0.DGSL value is greater than 2), the PDR times described here will increase by (DXnGTR0.DGSL-2)/2 SDRAM clock cycles. For example, if DXnGCR0.PDRAL PDRAL is set to 2'b00 but DXnGTR0.DGSL = 5, then PDR control is set (receiver is enabled) (3.5 + (5-2)/2) = 5 SDRAM clock (CK) cycles before the read data preamble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_6</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS gate.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_4</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGOE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>DQSG Output Enable. Enables, when set, the output driver (OE pin) on the I/O for DQS gate.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXIOM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common DATX8 IOM configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Data Byte Enable. Enables if set the data byte. Setting this bit to 1'b0 disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x704</reg_address>
        <reg_name publish_address="0x704" publish_instance="SNPS_PHY">DX0GCR1</reg_name>
        <reg_mnemonic>DX0GCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXPDRMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQ[7:0]. Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_0</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x708</reg_address>
        <reg_name publish_address="0x708" publish_instance="SNPS_PHY">DX0GCR2</reg_name>
        <reg_mnemonic>DX0GCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXOEMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQ[7:0]. Enables the OE mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXTEMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQ[7:0]. Enables the TE (ODT) mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved Note: The value 2'b01 (always ON) is applied when DXCCR.DXODT=1, regardless of the DXTEMODE setting.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x70C</reg_address>
        <reg_name publish_address="0x70C" publish_instance="SNPS_PHY">DX0GCR3</reg_name>
        <reg_mnemonic>DX0GCR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDMBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data Mask BDL VT Compensation. Enables, if set the VT drift compensation of the write data mask bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Data BDL VT Compensation. Enables, if set the VT drift compensation of the read data bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data BDL VT Compensation. Enables, if set the VT drift compensation of the write data bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS gating LCDL. Caution: If DQS drift is enabled, this field must be set to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write DQ LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Leveling LCDL Delay VT Compensation. Enables, if set, the VT drift compensation of the write leveling LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGSLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDSBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Data Strobe BDL VT Compensation. Enables, if set the VT drift compensation of the read data strobe bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDSBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data Strobe BDL VT Compensation. Enables, if set the VT drift compensation of the write data strobe bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TEBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Termination Enable BDL VT Compensation. Enables, if set the VT drift compensation of the termination enable bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver BDL VT Compensation. Enables, if set the VT drift compensation of the power down receiver bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>OEBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Output Enable BDL VT Compensation. Enables, if set the VT drift compensation of the output enable bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_17_16</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DM. Enables the OE mode values for DM. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DM. Enables the TE (ODT) mode values for DM. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DM. Enables the PDR mode values for DM. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_9_8</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQS. Enables the OE mode values for DQS. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQS. Enables the TE (ODT) mode values for DQS. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQS. Enables the PDR mode values for DQS. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x710</reg_address>
        <reg_name publish_address="0x710" publish_instance="SNPS_PHY">DX0GCR4</reg_name>
        <reg_mnemonic>DX0GCR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DXREFIOM</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>VREF Generator IO Mode. Byte lane VREF IOM (Used only by D4MU IOs)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFPEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Byte Lane VREF Pad Enable. Enables the pass gate between (to connect) VREF and PAD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFEEN</bit_name>
            <bit_default>11 </bit_default>
            <bit_description>
              <paragraph>Byte Lane Internal VREF Enable. Enables the generation of VREF value for external byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFSEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Enables the generation of VREF value for internal byte lane single-end IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_24_22</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFESEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane External VREF Select. Selects the generated VREF value for external byte lane I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFSSEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Selects the generated VREF value for internal byte lane single-end I/O buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFIEN</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>DQ (Single Ended IO) VREF Enable. Enable internal VREF generator. Valid values are: - 1'b0 = Internal VREF disabled - 1'b1 = Internal VREF enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFIMON</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>DQ (Single Ended IO) MVREF Monitor. Select which MVREF to monitor on PAD when ENPAD = 1'b1. Valid values are: - 2'b00 = Monitor MVREF[0] - 2'b01 = Monitor MVREF[1] - 2'b10 = Monitor MVREF[2] - 2'b11 = Monitor MVREF[3]</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x714</reg_address>
        <reg_name publish_address="0x714" publish_instance="SNPS_PHY">DX0GCR5</reg_name>
        <reg_mnemonic>DX0GCR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR3</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 3. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR2</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 2. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR1</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 1. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR0</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 0. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x718</reg_address>
        <reg_name publish_address="0x718" publish_instance="SNPS_PHY">DX0GCR6</reg_name>
        <reg_mnemonic>DX0GCR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR3</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 3. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR2</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 2. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR1</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 1. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR0</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 0. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x71C</reg_address>
        <reg_name publish_address="0x71C" publish_instance="SNPS_PHY">DX0GCR7</reg_name>
        <reg_mnemonic>DX0GCR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDDLY</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Static Read Delay. Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RTTOAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RTT On Additive Latency. Indicates (for the upper nibble) when the ODT control of DQ/DQS SSTL I/Os is asserted during read cycles. Valid values are: - 1'b0 = ODT control is asserted approximately two cycles before its nominal position prior to the read transaction - 1'b1 = ODT control is asserted approximately one cycle before its nominal position prior to the read transaction Note: It is intended to allow the assertion of the ODT signal to be advanced by 1 or 2 cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RTTOH</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>RTT Output Hold. Indicates (for the upper nibble) the number of clock cycles (from 0 to 3) after the read transaction the ODT control will remain asserted to the DQS and DQ/DM SSTL IOs when using dynamic ODT control. ODT is deasserted approximately RTTOH clock cycles beyond its nominal position after the read transaction. It is intended to allow the extension of the ODT signal assertion by a few cycles if required.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSNSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSNSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQSN[1] gate when using the DDRPHYDATX4X2 macro. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_20</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_18</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination (TE pin) on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGOE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Output Enable. Enables, when set, the output driver (OE pin) on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQ[9]. Enables the OE mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQ[9]. Enables the TE (ODT) mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQ[9]. Enables the PDR mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_9_8</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQS[1]. Enables the OE mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQS[1]. Enables the TE (ODT) mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQS[1]. Enables the PDR mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x720</reg_address>
        <reg_name publish_address="0x720" publish_instance="SNPS_PHY">DX0GCR8</reg_name>
        <reg_mnemonic>DX0GCR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR3</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 3. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 2. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR1</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 1. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR0</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 0. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x724</reg_address>
        <reg_name publish_address="0x724" publish_instance="SNPS_PHY">DX0GCR9</reg_name>
        <reg_mnemonic>DX0GCR9</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR3</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 3. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 2. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR1</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 1. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR0</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 0. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x740</reg_address>
        <reg_name publish_address="0x740" publish_instance="SNPS_PHY">DX0BDLR0</reg_name>
        <reg_mnemonic>DX0BDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX bit delay line registers are used to select the delay value on the BDLs used in the DDRPHYDATX8 macros. A single BDL field in the BDLR register connects to a corresponding BDL. The first set of BDLR registers (DXnBDLR0-6) are used for the BDLs of the byte when using the DDRPHYDATX8 macro, or BDLs of the first nibble when using the DATX4X2 macro. The second set (DXnBDLR7-9) have similar usage as the DXnBDLR0-6 but are used for the second nibble when using DDRPHYDATX4X2 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ3WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ3 Write Bit Delay. Delay select for the BDL on DQ3 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ2WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ2 Write Bit Delay. Delay select for the BDL on DQ2 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ1WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ1 Write Bit Delay. Delay select for the BDL on DQ1 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ0WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ0 Write Bit Delay. Delay select for the BDL on DQ0 write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x744</reg_address>
        <reg_name publish_address="0x744" publish_instance="SNPS_PHY">DX0BDLR1</reg_name>
        <reg_mnemonic>DX0BDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ7WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ7 Write Bit Delay. Delay select for the BDL on DQ7 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ6WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ6 Write Bit Delay. Delay select for the BDL on DQ6 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ5WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQ5 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ4WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ4 Write Bit Delay. Delay select for the BDL on DQ4 write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x748</reg_address>
        <reg_name publish_address="0x748" publish_instance="SNPS_PHY">DX0BDLR2</reg_name>
        <reg_mnemonic>DX0BDLR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSOEBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQS/DQ/DM Write Bit Delay. Delay select for the BDL on output enable for DQS/DQ/DM write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQS write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Write Bit Delay. Delay select for the BDL on DM write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x750</reg_address>
        <reg_name publish_address="0x750" publish_instance="SNPS_PHY">DX0BDLR3</reg_name>
        <reg_mnemonic>DX0BDLR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ3RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ3 Read Bit Delay. Delay select for the BDL on DQ3 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ2RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ2 Read Bit Delay. Delay select for the BDL on DQ2 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ1RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ1 Read Bit Delay. Delay select for the BDL on DQ1 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ0RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ0 Read Bit Delay. Delay select for the BDL on DQ0 read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x754</reg_address>
        <reg_name publish_address="0x754" publish_instance="SNPS_PHY">DX0BDLR4</reg_name>
        <reg_mnemonic>DX0BDLR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ7RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ7 Read Bit Delay. Delay select for the BDL on DQ7 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ6RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ6 Read Bit Delay. Delay select for the BDL on DQ6 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ5RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQ5 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ4RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ4 Read Bit Delay. Delay select for the BDL on DQ4 read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x758</reg_address>
        <reg_name publish_address="0x758" publish_instance="SNPS_PHY">DX0BDLR5</reg_name>
        <reg_mnemonic>DX0BDLR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSNRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQSN Read Bit Delay. Delay select for the BDL on DQSN read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQS read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Read Bit Delay. Delay select for the BDL on DM read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x760</reg_address>
        <reg_name publish_address="0x760" publish_instance="SNPS_PHY">DX0BDLR6</reg_name>
        <reg_mnemonic>DX0BDLR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TERBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Bit Delay. Delay select for the BDL on Termination Enable (TE).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Bit Delay. Delay select for BDL on Power Down Receiver (PDR).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x764</reg_address>
        <reg_name publish_address="0x764" publish_instance="SNPS_PHY">DX0BDLR7</reg_name>
        <reg_mnemonic>DX0BDLR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSOEBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQS/DQ/DM Write Bit Delay. Delay select for the BDL on output enable for DQS/DQ/DM write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQS write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Write Bit Delay. Delay select for the BDL on DM write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x768</reg_address>
        <reg_name publish_address="0x768" publish_instance="SNPS_PHY">DX0BDLR8</reg_name>
        <reg_mnemonic>DX0BDLR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSNRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQSN Read Bit Delay. Delay select for the BDL on DQSN read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQS read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Read Bit Delay. Delay select for the BDL on DM read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x76C</reg_address>
        <reg_name publish_address="0x76C" publish_instance="SNPS_PHY">DX0BDLR9</reg_name>
        <reg_mnemonic>DX0BDLR9</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4TERBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Bit Delay. Delay select for the BDL on Termination Enable (TE).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4PDRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Bit Delay. Delay select for BDL on Power Down Receiver (PDR).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x780</reg_address>
        <reg_name publish_address="0x780" publish_instance="SNPS_PHY">DX0LCDLR0</reg_name>
        <reg_mnemonic>DX0LCDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 local calibrated delay line registers are used to select the delay value on the LCDLs used in the DATX8 macros. For the DXnLCDLR0-4, the LCDL value probed or written to in these registers is muxed from/to one of the corresponding rank LCDLs according to the RANKIDR register field. The DXnLCDL registers only hold delays for the trained ranks. To access the delay for a physical rank, the corresponding trained rank number must be programmed into the RANKIDR register. This means to program or read out all rank LCDLs accessible through the DXnLCDLR0-4, a series of two-step writes is required. For example, to program or read out the Read DQS LCDL delay (DXnLCDLR3.RDQSD) in a four-rank system: - 1. Set the RANKIDR field to 0x00 - 2. Program or read out DXnLCDLR3.RDQSD - 3. Set the RANKIDR field to 0x01 - 4. Program or read out DXnLCDLR3.RDQSD - 5. Set the RANKIDR field to 0x10 - 6. Program or read out DXnLCDLR3.RDQSD - 7. Set the RANKIDR field to 0x11 - 8. Program or read out DXnLCDLR3.RDQSD The write data delay (WDQD) and the read DQS delay (RDQSD) are automatically derived from the measured period during calibration. WDQD and RDQSD correspond to a 90 degrees phase shift for DQ during writes and DQS during reads, respectively. The 90 degrees phase shift is used to center DQS into the write and read data eyes. A 90 degrees phase shift is equivalent to half the DDR clock period. After calibration WDQD and RDQSD fields will contain a value that corresponds to half the DDR clock period (or a quarter of the SDRAM clock period). The write leveling delay (RnWLD) and read DQS gating delay DQSGD are derived from the write leveling and DQS training algorithms. These are normally run automatically by the PHY control block or they can be executed in software by the user. After calibration RnWLD field will contain a value that corresponds to the DDR clock period (or half of the SDRAM clock period), while RnDQSGD field will contain a value that corresponds to half the DDR clock period (or a quarter of the SDRAM clock period). After the initial setting, all LCDL register fields are automatically updated by the VT compensation logic to track drifts due to voltage and temperature. The user can however override these values by writing to the respective fields of the register and/or optionally disabling the automatic drift compensation. The first set of LCDLR registers (DXnLCDLR0-5) are used for the LCDLs of the byte when using the DATX8 macro, or LCDLs of the first nibble when using the DATX4X2 macro. The second set (DXnLCDLR6-11) are used for the second nibble when using DATX4X2 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Delay. Delay select for the write leveling (WL) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Delay. Delay select for the write leveling (WL) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x784</reg_address>
        <reg_name publish_address="0x784" publish_instance="SNPS_PHY">DX0LCDLR1</reg_name>
        <reg_mnemonic>DX0LCDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDQD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Data Delay. Delay select for the write data (WDQ) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDQD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Data Delay. Delay select for the write data (WDQ) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x788</reg_address>
        <reg_name publish_address="0x788" publish_instance="SNPS_PHY">DX0LCDLR2</reg_name>
        <reg_mnemonic>DX0LCDLR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gating Delay. Delay select for the DQS gating (DQSG) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gating Delay. Delay select for the DQS gating (DQSG) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x78C</reg_address>
        <reg_name publish_address="0x78C" publish_instance="SNPS_PHY">DX0LCDLR3</reg_name>
        <reg_mnemonic>DX0LCDLR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Read DQS Delay. Delay select for the read DQS (RDQS) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDQSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS Delay. Delay select for the read DQS (RDQS) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x790</reg_address>
        <reg_name publish_address="0x790" publish_instance="SNPS_PHY">DX0LCDLR4</reg_name>
        <reg_mnemonic>DX0LCDLR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSND</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Read DQSN Delay. Delay select for the read DQS (RDQSN) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDQSND</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQSN Delay. Delay select for the read DQSN (RDQSN) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x794</reg_address>
        <reg_name publish_address="0x794" publish_instance="SNPS_PHY">DX0LCDLR5</reg_name>
        <reg_mnemonic>DX0LCDLR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gate Status Delay. Delay select for the DQS gate status (DQSGS) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gate Status Delay. Delay select for the DQS gate status (DQSGS) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7A0</reg_address>
        <reg_name publish_address="0x7A0" publish_instance="SNPS_PHY">DX0MDLR0</reg_name>
        <reg_mnemonic>DX0MDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 Master Delay Line Registers return different period values measured by the master delay lines in the DATX8 macros.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Target Period. Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>IPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Initial Period. Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7A4</reg_address>
        <reg_name publish_address="0x7A4" publish_instance="SNPS_PHY">DX0MDLR1</reg_name>
        <reg_mnemonic>DX0MDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 Master Delay Line Registers return different period values measured by the master delay lines in the DATX8 macros.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_9</bit_name>
            <bit_default>000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Master Delay Line Delay. Delay select for the LCDL for the Master Delay Line.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7C0</reg_address>
        <reg_name publish_address="0x7C0" publish_instance="SNPS_PHY">DX0GTR0</reg_name>
        <reg_mnemonic>DX0GTR0</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to control various timing settings of the byte lane, including DQS gating system latency and write leveling system latency. The DXnGTR0 register is indirectly accessed. Each rank has its own copy of system latency values in the DXnGTR0 register. These rank-specific register fields that can be accessed (written or read) from the register port by specifying the rank in the Rank ID register (RANKIDR).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLSL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling System Latency. Used to adjust the write latency after write leveling. This field is for nibble 1 of the byte when in x4 mode. Valid values: - 4'b0000 = Write latency = WL - 1 - 4'b0001 = Write latency = WL - 0.5 - 4'b0010 = Write latency = WL - 4'b0011 = Write latency = WL + 0.5 - 4'b0100 = Write latency = WL + 1 - 4'b0101 = Write latency = WL + 1.5 - 4'b0110 = Write latency = WL + 2 - 4'b0111 = Write latency = WL + 2.5 - 4'b1000 = Write latency = WL + 3 - 4'b1001 = Write latency = WL + 3.5 - 4'b1010 = Write latency = WL + 4 - 4'b1011 = Write latency = WL + 4.5 - 4'b1100 = Write latency = WL + 5 - 4'b1101 = Write latency = WL + 5.5 - 4'b1110 = Write latency = WL + 6 - 4'b1111 = Write latency = WL + 6.5</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLSL</bit_name>
            <bit_default>0010</bit_default>
            <bit_description>
              <paragraph>Write Leveling System Latency. Used to adjust the write latency after write leveling. This field is for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode. Valid values: - 4'b0000 = Write latency = WL - 1 - 4'b0001 = Write latency = WL - 0.5 - 4'b0010 = Write latency = WL - 4'b0011 = Write latency = WL + 0.5 - 4'b0100 = Write latency = WL + 1 - 4'b0101 = Write latency = WL + 1.5 - 4'b0110 = Write latency = WL + 2 - 4'b0111 = Write latency = WL + 2.5 - 4'b1000 = Write latency = WL + 3 - 4'b1001 = Write latency = WL + 3.5 - 4'b1010 = Write latency = WL + 4 - 4'b1011 = Write latency = WL + 4.5 - 4'b1100 = Write latency = WL + 5 - 4'b1101 = Write latency = WL + 5.5 - 4'b1110 = Write latency = WL + 6 - 4'b1111 = Write latency = WL + 6.5</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:13</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_13</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DGSL</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gating System Latency. This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode or for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_5</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DGSL</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gating System Latency. This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7D0</reg_address>
        <reg_name publish_address="0x7D0" publish_instance="SNPS_PHY">DX0RSR0</reg_name>
        <reg_mnemonic>DX0RSR0</reg_mnemonic>
        <reg_description>
          <paragraph>These are rank status registers for the DATX8. They indicate the per-rank training status, such as errors or warnings.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4QSGERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gate Training Error. Indicates if set that there is an error in DQS gate training of the upper nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>QSGERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DQS Gate Training Error. Indicates if set that there is an error in DQS gate training of the byte in x8 mode or the lower nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7D4</reg_address>
        <reg_name publish_address="0x7D4" publish_instance="SNPS_PHY">DX0RSR1</reg_name>
        <reg_mnemonic>DX0RSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDLVLERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Read Leveling Error. Indicates, if set, that there is an error in read leveling training of the upper nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDLVLERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Read Leveling Error. Indicates, if set, that there is an error in read leveling training of the byte in x8 mode or the lower nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7D8</reg_address>
        <reg_name publish_address="0x7D8" publish_instance="SNPS_PHY">DX0RSR2</reg_name>
        <reg_mnemonic>DX0RSR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLAWN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Adjustment Warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the upper nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLAWN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode or the lower nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7DC</reg_address>
        <reg_name publish_address="0x7DC" publish_instance="SNPS_PHY">DX0RSR3</reg_name>
        <reg_mnemonic>DX0RSR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLAERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Adjustment Error. Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the upper nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLAERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Error. Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the byte in x8 mode or the lower nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7E0</reg_address>
        <reg_name publish_address="0x7E0" publish_instance="SNPS_PHY">DX0GSR0</reg_name>
        <reg_mnemonic>DX0GSR0</reg_mnemonic>
        <reg_description>
          <paragraph>These are general status registers for the DATX8. They indicate among other things whether write leveling or period measurement calibration is done. Note that WDQCAL, RDQSCAL, RDQSNCAL, GDQSCAL, and WLCAL are calibration measurement-done flags that should be used for debug purposes if the global calibration done flag (PGSR0[CAL]) is not asserted. These flags will typically assert for a minimum of two configuration clock cycles and then de-assert when all measurement done flags are asserted. The first four registers (DXnGSR0-3) are for the byte status when using DATX8, or the status of the first nibble when using DATX4X2. Registers DXnGSR4-5 are for the status of the second nibble when using DATX4X2.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLDQ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling DQ Status. Captures the write leveling DQ status from the DRAM during software write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_29_26</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Period. Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DPLOCK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DATX8 PLL Lock. Indicates, if set, that that DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin. If DWC_DDRPHYDATX8_top.v does not contain a PLL (due to PLL sharing or due to configuring the IP with all PLLs omitted), this bit will always remain 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Period. Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Error. Indicates, if set, that there is a write leveling error in the DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Done. Indicates, if set, that the DATX8 has completed write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gating Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDQSNCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS# Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDQCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write DQ Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7E4</reg_address>
        <reg_name publish_address="0x7E4" publish_instance="SNPS_PHY">DX0GSR1</reg_name>
        <reg_mnemonic>DX0GSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTCODE</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Delay Line Test Code. Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Delay Line Test Done. Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7E8</reg_address>
        <reg_name publish_address="0x7E8" publish_instance="SNPS_PHY">DX0GSR2</reg_name>
        <reg_mnemonic>DX0GSR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GSDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Status Period. Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GSDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_21</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Error. Indicates, if set, that the DATX8 has encountered an error during execution of the static read training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DBDQ</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>DB DQ Capture. Capture DB DQ[7:0], bits [31:28] is for DQ[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ESTAT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Error Status. If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution. Note: This field is valid only when HVERR or DVERR field is high.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7EC</reg_address>
        <reg_name publish_address="0x7EC" publish_instance="SNPS_PHY">DX0GSR3</reg_name>
        <reg_mnemonic>DX0GSR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:27</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_27</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ESTAT</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>VREF Training Error Status Code. Indicates which phase of error check failed. Valid status encodings are: - ESTAT[0] = Init vref check failed. - ESTAT[1] = Final check for DRAM VREF failed - ESTAT[2] = Final check for Host VREF failed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>HVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>HVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDPC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Static Read Delay Pass Count. This read only field provides information regarding the trained RDDLY value in DXnGCR0[23:20]. - If SRDPC=1 the resulting DXnGCR0.RDDLY value is the only working value, - If SRDPC=2 the resulting DXnGCR0.RDDLY value is the second incremental value of two working values, - If SDRPC=3 the resulting DXnGCR0.RDDLY value was the second incremental working value of three working values.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7F0</reg_address>
        <reg_name publish_address="0x7F0" publish_instance="SNPS_PHY">DX0GSR4</reg_name>
        <reg_mnemonic>DX0GSR4</reg_mnemonic>
        <reg_description>
          <paragraph>These are general status registers for the DATX8. They indicate among other things whether write leveling or period measurement calibration is done. Note that WDQCAL, RDQSCAL, RDQSNCAL, GDQSCAL, and WLCAL are calibration measurement-done flags that should be used for debug purposes if the global calibration done flag (PGSR0[CAL]) is not asserted. These flags will typically assert for a minimum of two configuration clock cycles and then de-assert when all measurement done flags are asserted. The first four registers (DXnGSR0-3) are for the byte status when using DATX8, or the status of the first nibble when using DATX4X2. Registers DXnGSR4-5 are for the status of the second nibble when using DATX4X2.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_26</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Period. Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_16</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Period. Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Error. Indicates, if set, that there is a write leveling error in the DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Done. Indicates, if set, that the DATX8 has completed write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gating Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSNCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS# Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDQCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write DQ Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7F4</reg_address>
        <reg_name publish_address="0x7F4" publish_instance="SNPS_PHY">DX0GSR5</reg_name>
        <reg_mnemonic>DX0GSR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GSDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Status Period. Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GSDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_21</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4SRDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Error. Indicates, if set, that the DATX8 has encountered an error during execution of the static read training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_19_12</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4ESTAT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Error Status. If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution. Note: This field is valid only when HVERR or DVERR field is high.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WEWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WEERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4REWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4REERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7F8</reg_address>
        <reg_name publish_address="0x7F8" publish_instance="SNPS_PHY">DX0GSR6</reg_name>
        <reg_mnemonic>DX0GSR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4HVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4HVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_4</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4SRDPC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Static Read Delay Pass Count. This read only field provides information regarding the trained RDDLY value in DXnGCR0[23:20]. - If SRDPC=1 the resulting DXnGCR0.RDDLY value is the only working value, - If SRDPC=2 the resulting DXnGCR0.RDDLY value is the second incremental value of two working values, - If SDRPC=3 the resulting DXnGCR0.RDDLY value was the second incremental working value of three working values.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x800</reg_address>
        <reg_name publish_address="0x800" publish_instance="SNPS_PHY">DX1GCR0</reg_name>
        <reg_mnemonic>DX1GCR0</reg_mnemonic>
        <reg_description>
          <paragraph>These registers are used for miscellaneous configurations specific to a particular instantiation of the DATX8 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CALBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Calibration Bypass. Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Master Delay Line Enable. Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_29_24</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDDLY</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Static Read Delay. Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Bypass. Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GSHIFT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Gear Shift. Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLPD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Power Down. Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLRST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Reset. Resets the byte PLL by driving the PLL reset pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSNSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSNSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQSN gate. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS gate. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTTOAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RTT On Additive Latency. Indicates when the ODT control of DQ/DQS SSTL I/Os is asserted during read cycles. Valid values are: - 1'b0 = ODT control is asserted approximately two cycles before its nominal position prior to the read transaction - 1'b1 = ODT control is asserted approximately one cycle before its nominal position prior to the read transaction Note: It is intended to allow the assertion of the ODT signal to be advanced by 1 or 2 cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTTOH</bit_name>
            <bit_default>01 </bit_default>
            <bit_description>
              <paragraph>RTT Output Hold. Indicates the number of clock cycles (from 0 to 3) after the read data post amble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to 1'b0) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read post amble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRAL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>PDR Additive Latency. Indicates when the PDR control of DQ/DQS SSTL I/Os is disabled (when the receiver is enabled) during read cycles if dynamic receiver power-down is enabled. Valid values are: - 2'b00 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost three-and-half SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost two-and-half SDRAM clock (CK) cycles before read data preamble - 2'b01 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost three SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost two SDRAM clock (CK) cycles before read data preamble - 2'b10 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost two-and-half SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost one-and-half SDRAM clock (CK) cycles before read data preamble - 2'b11 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost two SDRAM clock (CK) cycles before read data preamble. if dfi is odd read command almost one SDRAM clock (CK) cycles before read data preamble. Note: For systems that have bigger round trip delay (if DXnGTR0.DGSL value is greater than 2), the PDR times described here will increase by (DXnGTR0.DGSL-2)/2 SDRAM clock cycles. For example, if DXnGCR0.PDRAL PDRAL is set to 2'b00 but DXnGTR0.DGSL = 5, then PDR control is set (receiver is enabled) (3.5 + (5-2)/2) = 5 SDRAM clock (CK) cycles before the read data preamble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_6</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS gate.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_4</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGOE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>DQSG Output Enable. Enables, when set, the output driver (OE pin) on the I/O for DQS gate.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXIOM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common DATX8 IOM configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Data Byte Enable. Enables if set the data byte. Setting this bit to 1'b0 disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x804</reg_address>
        <reg_name publish_address="0x804" publish_instance="SNPS_PHY">DX1GCR1</reg_name>
        <reg_mnemonic>DX1GCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXPDRMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQ[7:0]. Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_0</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x808</reg_address>
        <reg_name publish_address="0x808" publish_instance="SNPS_PHY">DX1GCR2</reg_name>
        <reg_mnemonic>DX1GCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXOEMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQ[7:0]. Enables the OE mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXTEMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQ[7:0]. Enables the TE (ODT) mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved Note: The value 2'b01 (always ON) is applied when DXCCR.DXODT=1, regardless of the DXTEMODE setting.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x80C</reg_address>
        <reg_name publish_address="0x80C" publish_instance="SNPS_PHY">DX1GCR3</reg_name>
        <reg_mnemonic>DX1GCR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDMBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data Mask BDL VT Compensation. Enables, if set the VT drift compensation of the write data mask bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Data BDL VT Compensation. Enables, if set the VT drift compensation of the read data bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data BDL VT Compensation. Enables, if set the VT drift compensation of the write data bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS gating LCDL. Caution: If DQS drift is enabled, this field must be set to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write DQ LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Leveling LCDL Delay VT Compensation. Enables, if set, the VT drift compensation of the write leveling LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGSLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDSBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Data Strobe BDL VT Compensation. Enables, if set the VT drift compensation of the read data strobe bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDSBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data Strobe BDL VT Compensation. Enables, if set the VT drift compensation of the write data strobe bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TEBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Termination Enable BDL VT Compensation. Enables, if set the VT drift compensation of the termination enable bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver BDL VT Compensation. Enables, if set the VT drift compensation of the power down receiver bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>OEBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Output Enable BDL VT Compensation. Enables, if set the VT drift compensation of the output enable bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_17_16</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DM. Enables the OE mode values for DM. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DM. Enables the TE (ODT) mode values for DM. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DM. Enables the PDR mode values for DM. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_9_8</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQS. Enables the OE mode values for DQS. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQS. Enables the TE (ODT) mode values for DQS. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQS. Enables the PDR mode values for DQS. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x810</reg_address>
        <reg_name publish_address="0x810" publish_instance="SNPS_PHY">DX1GCR4</reg_name>
        <reg_mnemonic>DX1GCR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DXREFIOM</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>VREF Generator IO Mode. Byte lane VREF IOM (Used only by D4MU IOs)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFPEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Byte Lane VREF Pad Enable. Enables the pass gate between (to connect) VREF and PAD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFEEN</bit_name>
            <bit_default>11 </bit_default>
            <bit_description>
              <paragraph>Byte Lane Internal VREF Enable. Enables the generation of VREF value for external byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFSEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Enables the generation of VREF value for internal byte lane single-end IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_24_22</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFESEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane External VREF Select. Selects the generated VREF value for external byte lane I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFSSEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Selects the generated VREF value for internal byte lane single-end I/O buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFIEN</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>DQ (Single Ended IO) VREF Enable. Enable internal VREF generator. Valid values are: - 1'b0 = Internal VREF disabled - 1'b1 = Internal VREF enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFIMON</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>DQ (Single Ended IO) MVREF Monitor. Select which MVREF to monitor on PAD when ENPAD = 1'b1. Valid values are: - 2'b00 = Monitor MVREF[0] - 2'b01 = Monitor MVREF[1] - 2'b10 = Monitor MVREF[2] - 2'b11 = Monitor MVREF[3]</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x814</reg_address>
        <reg_name publish_address="0x814" publish_instance="SNPS_PHY">DX1GCR5</reg_name>
        <reg_mnemonic>DX1GCR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR3</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 3. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR2</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 2. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR1</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 1. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR0</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 0. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x818</reg_address>
        <reg_name publish_address="0x818" publish_instance="SNPS_PHY">DX1GCR6</reg_name>
        <reg_mnemonic>DX1GCR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR3</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 3. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR2</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 2. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR1</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 1. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR0</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 0. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x81C</reg_address>
        <reg_name publish_address="0x81C" publish_instance="SNPS_PHY">DX1GCR7</reg_name>
        <reg_mnemonic>DX1GCR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDDLY</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Static Read Delay. Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RTTOAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RTT On Additive Latency. Indicates (for the upper nibble) when the ODT control of DQ/DQS SSTL I/Os is asserted during read cycles. Valid values are: - 1'b0 = ODT control is asserted approximately two cycles before its nominal position prior to the read transaction - 1'b1 = ODT control is asserted approximately one cycle before its nominal position prior to the read transaction Note: It is intended to allow the assertion of the ODT signal to be advanced by 1 or 2 cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RTTOH</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>RTT Output Hold. Indicates (for the upper nibble) the number of clock cycles (from 0 to 3) after the read transaction the ODT control will remain asserted to the DQS and DQ/DM SSTL IOs when using dynamic ODT control. ODT is deasserted approximately RTTOH clock cycles beyond its nominal position after the read transaction. It is intended to allow the extension of the ODT signal assertion by a few cycles if required.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSNSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSNSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQSN[1] gate when using the DDRPHYDATX4X2 macro. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_20</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_18</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination (TE pin) on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGOE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Output Enable. Enables, when set, the output driver (OE pin) on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQ[9]. Enables the OE mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQ[9]. Enables the TE (ODT) mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQ[9]. Enables the PDR mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_9_8</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQS[1]. Enables the OE mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQS[1]. Enables the TE (ODT) mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQS[1]. Enables the PDR mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x820</reg_address>
        <reg_name publish_address="0x820" publish_instance="SNPS_PHY">DX1GCR8</reg_name>
        <reg_mnemonic>DX1GCR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR3</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 3. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 2. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR1</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 1. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR0</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 0. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x824</reg_address>
        <reg_name publish_address="0x824" publish_instance="SNPS_PHY">DX1GCR9</reg_name>
        <reg_mnemonic>DX1GCR9</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR3</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 3. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 2. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR1</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 1. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR0</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 0. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x840</reg_address>
        <reg_name publish_address="0x840" publish_instance="SNPS_PHY">DX1BDLR0</reg_name>
        <reg_mnemonic>DX1BDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX bit delay line registers are used to select the delay value on the BDLs used in the DDRPHYDATX8 macros. A single BDL field in the BDLR register connects to a corresponding BDL. The first set of BDLR registers (DXnBDLR0-6) are used for the BDLs of the byte when using the DDRPHYDATX8 macro, or BDLs of the first nibble when using the DATX4X2 macro. The second set (DXnBDLR7-9) have similar usage as the DXnBDLR0-6 but are used for the second nibble when using DDRPHYDATX4X2 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ3WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ3 Write Bit Delay. Delay select for the BDL on DQ3 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ2WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ2 Write Bit Delay. Delay select for the BDL on DQ2 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ1WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ1 Write Bit Delay. Delay select for the BDL on DQ1 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ0WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ0 Write Bit Delay. Delay select for the BDL on DQ0 write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x844</reg_address>
        <reg_name publish_address="0x844" publish_instance="SNPS_PHY">DX1BDLR1</reg_name>
        <reg_mnemonic>DX1BDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ7WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ7 Write Bit Delay. Delay select for the BDL on DQ7 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ6WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ6 Write Bit Delay. Delay select for the BDL on DQ6 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ5WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQ5 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ4WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ4 Write Bit Delay. Delay select for the BDL on DQ4 write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x848</reg_address>
        <reg_name publish_address="0x848" publish_instance="SNPS_PHY">DX1BDLR2</reg_name>
        <reg_mnemonic>DX1BDLR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSOEBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQS/DQ/DM Write Bit Delay. Delay select for the BDL on output enable for DQS/DQ/DM write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQS write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Write Bit Delay. Delay select for the BDL on DM write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x850</reg_address>
        <reg_name publish_address="0x850" publish_instance="SNPS_PHY">DX1BDLR3</reg_name>
        <reg_mnemonic>DX1BDLR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ3RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ3 Read Bit Delay. Delay select for the BDL on DQ3 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ2RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ2 Read Bit Delay. Delay select for the BDL on DQ2 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ1RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ1 Read Bit Delay. Delay select for the BDL on DQ1 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ0RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ0 Read Bit Delay. Delay select for the BDL on DQ0 read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x854</reg_address>
        <reg_name publish_address="0x854" publish_instance="SNPS_PHY">DX1BDLR4</reg_name>
        <reg_mnemonic>DX1BDLR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ7RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ7 Read Bit Delay. Delay select for the BDL on DQ7 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ6RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ6 Read Bit Delay. Delay select for the BDL on DQ6 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ5RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQ5 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ4RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ4 Read Bit Delay. Delay select for the BDL on DQ4 read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x858</reg_address>
        <reg_name publish_address="0x858" publish_instance="SNPS_PHY">DX1BDLR5</reg_name>
        <reg_mnemonic>DX1BDLR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSNRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQSN Read Bit Delay. Delay select for the BDL on DQSN read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQS read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Read Bit Delay. Delay select for the BDL on DM read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x860</reg_address>
        <reg_name publish_address="0x860" publish_instance="SNPS_PHY">DX1BDLR6</reg_name>
        <reg_mnemonic>DX1BDLR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TERBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Bit Delay. Delay select for the BDL on Termination Enable (TE).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Bit Delay. Delay select for BDL on Power Down Receiver (PDR).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x864</reg_address>
        <reg_name publish_address="0x864" publish_instance="SNPS_PHY">DX1BDLR7</reg_name>
        <reg_mnemonic>DX1BDLR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSOEBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQS/DQ/DM Write Bit Delay. Delay select for the BDL on output enable for DQS/DQ/DM write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQS write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Write Bit Delay. Delay select for the BDL on DM write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x868</reg_address>
        <reg_name publish_address="0x868" publish_instance="SNPS_PHY">DX1BDLR8</reg_name>
        <reg_mnemonic>DX1BDLR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSNRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQSN Read Bit Delay. Delay select for the BDL on DQSN read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQS read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Read Bit Delay. Delay select for the BDL on DM read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x86C</reg_address>
        <reg_name publish_address="0x86C" publish_instance="SNPS_PHY">DX1BDLR9</reg_name>
        <reg_mnemonic>DX1BDLR9</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4TERBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Bit Delay. Delay select for the BDL on Termination Enable (TE).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4PDRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Bit Delay. Delay select for BDL on Power Down Receiver (PDR).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x880</reg_address>
        <reg_name publish_address="0x880" publish_instance="SNPS_PHY">DX1LCDLR0</reg_name>
        <reg_mnemonic>DX1LCDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 local calibrated delay line registers are used to select the delay value on the LCDLs used in the DATX8 macros. For the DXnLCDLR0-4, the LCDL value probed or written to in these registers is muxed from/to one of the corresponding rank LCDLs according to the RANKIDR register field. The DXnLCDL registers only hold delays for the trained ranks. To access the delay for a physical rank, the corresponding trained rank number must be programmed into the RANKIDR register. This means to program or read out all rank LCDLs accessible through the DXnLCDLR0-4, a series of two-step writes is required. For example, to program or read out the Read DQS LCDL delay (DXnLCDLR3.RDQSD) in a four-rank system: - 1. Set the RANKIDR field to 0x00 - 2. Program or read out DXnLCDLR3.RDQSD - 3. Set the RANKIDR field to 0x01 - 4. Program or read out DXnLCDLR3.RDQSD - 5. Set the RANKIDR field to 0x10 - 6. Program or read out DXnLCDLR3.RDQSD - 7. Set the RANKIDR field to 0x11 - 8. Program or read out DXnLCDLR3.RDQSD The write data delay (WDQD) and the read DQS delay (RDQSD) are automatically derived from the measured period during calibration. WDQD and RDQSD correspond to a 90 degrees phase shift for DQ during writes and DQS during reads, respectively. The 90 degrees phase shift is used to center DQS into the write and read data eyes. A 90 degrees phase shift is equivalent to half the DDR clock period. After calibration WDQD and RDQSD fields will contain a value that corresponds to half the DDR clock period (or a quarter of the SDRAM clock period). The write leveling delay (RnWLD) and read DQS gating delay DQSGD are derived from the write leveling and DQS training algorithms. These are normally run automatically by the PHY control block or they can be executed in software by the user. After calibration RnWLD field will contain a value that corresponds to the DDR clock period (or half of the SDRAM clock period), while RnDQSGD field will contain a value that corresponds to half the DDR clock period (or a quarter of the SDRAM clock period). After the initial setting, all LCDL register fields are automatically updated by the VT compensation logic to track drifts due to voltage and temperature. The user can however override these values by writing to the respective fields of the register and/or optionally disabling the automatic drift compensation. The first set of LCDLR registers (DXnLCDLR0-5) are used for the LCDLs of the byte when using the DATX8 macro, or LCDLs of the first nibble when using the DATX4X2 macro. The second set (DXnLCDLR6-11) are used for the second nibble when using DATX4X2 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Delay. Delay select for the write leveling (WL) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Delay. Delay select for the write leveling (WL) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x884</reg_address>
        <reg_name publish_address="0x884" publish_instance="SNPS_PHY">DX1LCDLR1</reg_name>
        <reg_mnemonic>DX1LCDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDQD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Data Delay. Delay select for the write data (WDQ) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDQD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Data Delay. Delay select for the write data (WDQ) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x888</reg_address>
        <reg_name publish_address="0x888" publish_instance="SNPS_PHY">DX1LCDLR2</reg_name>
        <reg_mnemonic>DX1LCDLR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gating Delay. Delay select for the DQS gating (DQSG) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gating Delay. Delay select for the DQS gating (DQSG) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x88C</reg_address>
        <reg_name publish_address="0x88C" publish_instance="SNPS_PHY">DX1LCDLR3</reg_name>
        <reg_mnemonic>DX1LCDLR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Read DQS Delay. Delay select for the read DQS (RDQS) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDQSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS Delay. Delay select for the read DQS (RDQS) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x890</reg_address>
        <reg_name publish_address="0x890" publish_instance="SNPS_PHY">DX1LCDLR4</reg_name>
        <reg_mnemonic>DX1LCDLR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSND</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Read DQSN Delay. Delay select for the read DQS (RDQSN) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDQSND</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQSN Delay. Delay select for the read DQSN (RDQSN) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x894</reg_address>
        <reg_name publish_address="0x894" publish_instance="SNPS_PHY">DX1LCDLR5</reg_name>
        <reg_mnemonic>DX1LCDLR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gate Status Delay. Delay select for the DQS gate status (DQSGS) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gate Status Delay. Delay select for the DQS gate status (DQSGS) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8A0</reg_address>
        <reg_name publish_address="0x8A0" publish_instance="SNPS_PHY">DX1MDLR0</reg_name>
        <reg_mnemonic>DX1MDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 Master Delay Line Registers return different period values measured by the master delay lines in the DATX8 macros.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Target Period. Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>IPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Initial Period. Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8A4</reg_address>
        <reg_name publish_address="0x8A4" publish_instance="SNPS_PHY">DX1MDLR1</reg_name>
        <reg_mnemonic>DX1MDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 Master Delay Line Registers return different period values measured by the master delay lines in the DATX8 macros.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_9</bit_name>
            <bit_default>000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Master Delay Line Delay. Delay select for the LCDL for the Master Delay Line.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8C0</reg_address>
        <reg_name publish_address="0x8C0" publish_instance="SNPS_PHY">DX1GTR0</reg_name>
        <reg_mnemonic>DX1GTR0</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to control various timing settings of the byte lane, including DQS gating system latency and write leveling system latency. The DXnGTR0 register is indirectly accessed. Each rank has its own copy of system latency values in the DXnGTR0 register. These rank-specific register fields that can be accessed (written or read) from the register port by specifying the rank in the Rank ID register (RANKIDR).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLSL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling System Latency. Used to adjust the write latency after write leveling. This field is for nibble 1 of the byte when in x4 mode. Valid values: - 4'b0000 = Write latency = WL - 1 - 4'b0001 = Write latency = WL - 0.5 - 4'b0010 = Write latency = WL - 4'b0011 = Write latency = WL + 0.5 - 4'b0100 = Write latency = WL + 1 - 4'b0101 = Write latency = WL + 1.5 - 4'b0110 = Write latency = WL + 2 - 4'b0111 = Write latency = WL + 2.5 - 4'b1000 = Write latency = WL + 3 - 4'b1001 = Write latency = WL + 3.5 - 4'b1010 = Write latency = WL + 4 - 4'b1011 = Write latency = WL + 4.5 - 4'b1100 = Write latency = WL + 5 - 4'b1101 = Write latency = WL + 5.5 - 4'b1110 = Write latency = WL + 6 - 4'b1111 = Write latency = WL + 6.5</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLSL</bit_name>
            <bit_default>0010</bit_default>
            <bit_description>
              <paragraph>Write Leveling System Latency. Used to adjust the write latency after write leveling. This field is for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode. Valid values: - 4'b0000 = Write latency = WL - 1 - 4'b0001 = Write latency = WL - 0.5 - 4'b0010 = Write latency = WL - 4'b0011 = Write latency = WL + 0.5 - 4'b0100 = Write latency = WL + 1 - 4'b0101 = Write latency = WL + 1.5 - 4'b0110 = Write latency = WL + 2 - 4'b0111 = Write latency = WL + 2.5 - 4'b1000 = Write latency = WL + 3 - 4'b1001 = Write latency = WL + 3.5 - 4'b1010 = Write latency = WL + 4 - 4'b1011 = Write latency = WL + 4.5 - 4'b1100 = Write latency = WL + 5 - 4'b1101 = Write latency = WL + 5.5 - 4'b1110 = Write latency = WL + 6 - 4'b1111 = Write latency = WL + 6.5</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:13</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_13</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DGSL</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gating System Latency. This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode or for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_5</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DGSL</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gating System Latency. This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8D0</reg_address>
        <reg_name publish_address="0x8D0" publish_instance="SNPS_PHY">DX1RSR0</reg_name>
        <reg_mnemonic>DX1RSR0</reg_mnemonic>
        <reg_description>
          <paragraph>These are rank status registers for the DATX8. They indicate the per-rank training status, such as errors or warnings.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4QSGERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gate Training Error. Indicates if set that there is an error in DQS gate training of the upper nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>QSGERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DQS Gate Training Error. Indicates if set that there is an error in DQS gate training of the byte in x8 mode or the lower nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8D4</reg_address>
        <reg_name publish_address="0x8D4" publish_instance="SNPS_PHY">DX1RSR1</reg_name>
        <reg_mnemonic>DX1RSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDLVLERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Read Leveling Error. Indicates, if set, that there is an error in read leveling training of the upper nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDLVLERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Read Leveling Error. Indicates, if set, that there is an error in read leveling training of the byte in x8 mode or the lower nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8D8</reg_address>
        <reg_name publish_address="0x8D8" publish_instance="SNPS_PHY">DX1RSR2</reg_name>
        <reg_mnemonic>DX1RSR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLAWN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Adjustment Warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the upper nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLAWN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode or the lower nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8DC</reg_address>
        <reg_name publish_address="0x8DC" publish_instance="SNPS_PHY">DX1RSR3</reg_name>
        <reg_mnemonic>DX1RSR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLAERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Adjustment Error. Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the upper nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLAERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Error. Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the byte in x8 mode or the lower nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8E0</reg_address>
        <reg_name publish_address="0x8E0" publish_instance="SNPS_PHY">DX1GSR0</reg_name>
        <reg_mnemonic>DX1GSR0</reg_mnemonic>
        <reg_description>
          <paragraph>These are general status registers for the DATX8. They indicate among other things whether write leveling or period measurement calibration is done. Note that WDQCAL, RDQSCAL, RDQSNCAL, GDQSCAL, and WLCAL are calibration measurement-done flags that should be used for debug purposes if the global calibration done flag (PGSR0[CAL]) is not asserted. These flags will typically assert for a minimum of two configuration clock cycles and then de-assert when all measurement done flags are asserted. The first four registers (DXnGSR0-3) are for the byte status when using DATX8, or the status of the first nibble when using DATX4X2. Registers DXnGSR4-5 are for the status of the second nibble when using DATX4X2.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLDQ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling DQ Status. Captures the write leveling DQ status from the DRAM during software write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_29_26</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Period. Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DPLOCK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DATX8 PLL Lock. Indicates, if set, that that DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin. If DWC_DDRPHYDATX8_top.v does not contain a PLL (due to PLL sharing or due to configuring the IP with all PLLs omitted), this bit will always remain 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Period. Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Error. Indicates, if set, that there is a write leveling error in the DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Done. Indicates, if set, that the DATX8 has completed write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gating Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDQSNCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS# Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDQCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write DQ Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8E4</reg_address>
        <reg_name publish_address="0x8E4" publish_instance="SNPS_PHY">DX1GSR1</reg_name>
        <reg_mnemonic>DX1GSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTCODE</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Delay Line Test Code. Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Delay Line Test Done. Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8E8</reg_address>
        <reg_name publish_address="0x8E8" publish_instance="SNPS_PHY">DX1GSR2</reg_name>
        <reg_mnemonic>DX1GSR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GSDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Status Period. Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GSDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_21</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Error. Indicates, if set, that the DATX8 has encountered an error during execution of the static read training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DBDQ</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>DB DQ Capture. Capture DB DQ[7:0], bits [31:28] is for DQ[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ESTAT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Error Status. If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution. Note: This field is valid only when HVERR or DVERR field is high.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8EC</reg_address>
        <reg_name publish_address="0x8EC" publish_instance="SNPS_PHY">DX1GSR3</reg_name>
        <reg_mnemonic>DX1GSR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:27</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_27</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ESTAT</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>VREF Training Error Status Code. Indicates which phase of error check failed. Valid status encodings are: - ESTAT[0] = Init vref check failed. - ESTAT[1] = Final check for DRAM VREF failed - ESTAT[2] = Final check for Host VREF failed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>HVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>HVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDPC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Static Read Delay Pass Count. This read only field provides information regarding the trained RDDLY value in DXnGCR0[23:20]. - If SRDPC=1 the resulting DXnGCR0.RDDLY value is the only working value, - If SRDPC=2 the resulting DXnGCR0.RDDLY value is the second incremental value of two working values, - If SDRPC=3 the resulting DXnGCR0.RDDLY value was the second incremental working value of three working values.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8F0</reg_address>
        <reg_name publish_address="0x8F0" publish_instance="SNPS_PHY">DX1GSR4</reg_name>
        <reg_mnemonic>DX1GSR4</reg_mnemonic>
        <reg_description>
          <paragraph>These are general status registers for the DATX8. They indicate among other things whether write leveling or period measurement calibration is done. Note that WDQCAL, RDQSCAL, RDQSNCAL, GDQSCAL, and WLCAL are calibration measurement-done flags that should be used for debug purposes if the global calibration done flag (PGSR0[CAL]) is not asserted. These flags will typically assert for a minimum of two configuration clock cycles and then de-assert when all measurement done flags are asserted. The first four registers (DXnGSR0-3) are for the byte status when using DATX8, or the status of the first nibble when using DATX4X2. Registers DXnGSR4-5 are for the status of the second nibble when using DATX4X2.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_26</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Period. Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_16</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Period. Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Error. Indicates, if set, that there is a write leveling error in the DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Done. Indicates, if set, that the DATX8 has completed write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gating Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSNCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS# Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDQCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write DQ Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8F4</reg_address>
        <reg_name publish_address="0x8F4" publish_instance="SNPS_PHY">DX1GSR5</reg_name>
        <reg_mnemonic>DX1GSR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GSDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Status Period. Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GSDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_21</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4SRDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Error. Indicates, if set, that the DATX8 has encountered an error during execution of the static read training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_19_12</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4ESTAT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Error Status. If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution. Note: This field is valid only when HVERR or DVERR field is high.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WEWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WEERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4REWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4REERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8F8</reg_address>
        <reg_name publish_address="0x8F8" publish_instance="SNPS_PHY">DX1GSR6</reg_name>
        <reg_mnemonic>DX1GSR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4HVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4HVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_4</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4SRDPC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Static Read Delay Pass Count. This read only field provides information regarding the trained RDDLY value in DXnGCR0[23:20]. - If SRDPC=1 the resulting DXnGCR0.RDDLY value is the only working value, - If SRDPC=2 the resulting DXnGCR0.RDDLY value is the second incremental value of two working values, - If SDRPC=3 the resulting DXnGCR0.RDDLY value was the second incremental working value of three working values.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x900</reg_address>
        <reg_name publish_address="0x900" publish_instance="SNPS_PHY">DX2GCR0</reg_name>
        <reg_mnemonic>DX2GCR0</reg_mnemonic>
        <reg_description>
          <paragraph>These registers are used for miscellaneous configurations specific to a particular instantiation of the DATX8 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CALBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Calibration Bypass. Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Master Delay Line Enable. Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_29_24</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDDLY</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Static Read Delay. Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Bypass. Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GSHIFT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Gear Shift. Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLPD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Power Down. Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLRST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Reset. Resets the byte PLL by driving the PLL reset pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSNSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSNSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQSN gate. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS gate. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTTOAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RTT On Additive Latency. Indicates when the ODT control of DQ/DQS SSTL I/Os is asserted during read cycles. Valid values are: - 1'b0 = ODT control is asserted approximately two cycles before its nominal position prior to the read transaction - 1'b1 = ODT control is asserted approximately one cycle before its nominal position prior to the read transaction Note: It is intended to allow the assertion of the ODT signal to be advanced by 1 or 2 cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTTOH</bit_name>
            <bit_default>01 </bit_default>
            <bit_description>
              <paragraph>RTT Output Hold. Indicates the number of clock cycles (from 0 to 3) after the read data post amble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to 1'b0) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read post amble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRAL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>PDR Additive Latency. Indicates when the PDR control of DQ/DQS SSTL I/Os is disabled (when the receiver is enabled) during read cycles if dynamic receiver power-down is enabled. Valid values are: - 2'b00 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost three-and-half SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost two-and-half SDRAM clock (CK) cycles before read data preamble - 2'b01 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost three SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost two SDRAM clock (CK) cycles before read data preamble - 2'b10 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost two-and-half SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost one-and-half SDRAM clock (CK) cycles before read data preamble - 2'b11 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost two SDRAM clock (CK) cycles before read data preamble. if dfi is odd read command almost one SDRAM clock (CK) cycles before read data preamble. Note: For systems that have bigger round trip delay (if DXnGTR0.DGSL value is greater than 2), the PDR times described here will increase by (DXnGTR0.DGSL-2)/2 SDRAM clock cycles. For example, if DXnGCR0.PDRAL PDRAL is set to 2'b00 but DXnGTR0.DGSL = 5, then PDR control is set (receiver is enabled) (3.5 + (5-2)/2) = 5 SDRAM clock (CK) cycles before the read data preamble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_6</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS gate.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_4</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGOE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>DQSG Output Enable. Enables, when set, the output driver (OE pin) on the I/O for DQS gate.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXIOM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common DATX8 IOM configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Data Byte Enable. Enables if set the data byte. Setting this bit to 1'b0 disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x904</reg_address>
        <reg_name publish_address="0x904" publish_instance="SNPS_PHY">DX2GCR1</reg_name>
        <reg_mnemonic>DX2GCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXPDRMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQ[7:0]. Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_0</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x908</reg_address>
        <reg_name publish_address="0x908" publish_instance="SNPS_PHY">DX2GCR2</reg_name>
        <reg_mnemonic>DX2GCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXOEMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQ[7:0]. Enables the OE mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXTEMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQ[7:0]. Enables the TE (ODT) mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved Note: The value 2'b01 (always ON) is applied when DXCCR.DXODT=1, regardless of the DXTEMODE setting.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x90C</reg_address>
        <reg_name publish_address="0x90C" publish_instance="SNPS_PHY">DX2GCR3</reg_name>
        <reg_mnemonic>DX2GCR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDMBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data Mask BDL VT Compensation. Enables, if set the VT drift compensation of the write data mask bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Data BDL VT Compensation. Enables, if set the VT drift compensation of the read data bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data BDL VT Compensation. Enables, if set the VT drift compensation of the write data bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS gating LCDL. Caution: If DQS drift is enabled, this field must be set to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write DQ LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Leveling LCDL Delay VT Compensation. Enables, if set, the VT drift compensation of the write leveling LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGSLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDSBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Data Strobe BDL VT Compensation. Enables, if set the VT drift compensation of the read data strobe bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDSBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data Strobe BDL VT Compensation. Enables, if set the VT drift compensation of the write data strobe bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TEBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Termination Enable BDL VT Compensation. Enables, if set the VT drift compensation of the termination enable bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver BDL VT Compensation. Enables, if set the VT drift compensation of the power down receiver bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>OEBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Output Enable BDL VT Compensation. Enables, if set the VT drift compensation of the output enable bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_17_16</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DM. Enables the OE mode values for DM. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DM. Enables the TE (ODT) mode values for DM. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DM. Enables the PDR mode values for DM. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_9_8</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQS. Enables the OE mode values for DQS. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQS. Enables the TE (ODT) mode values for DQS. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQS. Enables the PDR mode values for DQS. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x910</reg_address>
        <reg_name publish_address="0x910" publish_instance="SNPS_PHY">DX2GCR4</reg_name>
        <reg_mnemonic>DX2GCR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DXREFIOM</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>VREF Generator IO Mode. Byte lane VREF IOM (Used only by D4MU IOs)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFPEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Byte Lane VREF Pad Enable. Enables the pass gate between (to connect) VREF and PAD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFEEN</bit_name>
            <bit_default>11 </bit_default>
            <bit_description>
              <paragraph>Byte Lane Internal VREF Enable. Enables the generation of VREF value for external byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFSEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Enables the generation of VREF value for internal byte lane single-end IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_24_22</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFESEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane External VREF Select. Selects the generated VREF value for external byte lane I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFSSEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Selects the generated VREF value for internal byte lane single-end I/O buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFIEN</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>DQ (Single Ended IO) VREF Enable. Enable internal VREF generator. Valid values are: - 1'b0 = Internal VREF disabled - 1'b1 = Internal VREF enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFIMON</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>DQ (Single Ended IO) MVREF Monitor. Select which MVREF to monitor on PAD when ENPAD = 1'b1. Valid values are: - 2'b00 = Monitor MVREF[0] - 2'b01 = Monitor MVREF[1] - 2'b10 = Monitor MVREF[2] - 2'b11 = Monitor MVREF[3]</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x914</reg_address>
        <reg_name publish_address="0x914" publish_instance="SNPS_PHY">DX2GCR5</reg_name>
        <reg_mnemonic>DX2GCR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR3</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 3. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR2</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 2. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR1</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 1. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR0</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 0. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x918</reg_address>
        <reg_name publish_address="0x918" publish_instance="SNPS_PHY">DX2GCR6</reg_name>
        <reg_mnemonic>DX2GCR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR3</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 3. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR2</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 2. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR1</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 1. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR0</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 0. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x91C</reg_address>
        <reg_name publish_address="0x91C" publish_instance="SNPS_PHY">DX2GCR7</reg_name>
        <reg_mnemonic>DX2GCR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDDLY</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Static Read Delay. Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RTTOAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RTT On Additive Latency. Indicates (for the upper nibble) when the ODT control of DQ/DQS SSTL I/Os is asserted during read cycles. Valid values are: - 1'b0 = ODT control is asserted approximately two cycles before its nominal position prior to the read transaction - 1'b1 = ODT control is asserted approximately one cycle before its nominal position prior to the read transaction Note: It is intended to allow the assertion of the ODT signal to be advanced by 1 or 2 cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RTTOH</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>RTT Output Hold. Indicates (for the upper nibble) the number of clock cycles (from 0 to 3) after the read transaction the ODT control will remain asserted to the DQS and DQ/DM SSTL IOs when using dynamic ODT control. ODT is deasserted approximately RTTOH clock cycles beyond its nominal position after the read transaction. It is intended to allow the extension of the ODT signal assertion by a few cycles if required.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSNSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSNSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQSN[1] gate when using the DDRPHYDATX4X2 macro. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_20</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_18</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination (TE pin) on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGOE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Output Enable. Enables, when set, the output driver (OE pin) on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQ[9]. Enables the OE mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQ[9]. Enables the TE (ODT) mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQ[9]. Enables the PDR mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_9_8</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQS[1]. Enables the OE mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQS[1]. Enables the TE (ODT) mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQS[1]. Enables the PDR mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x920</reg_address>
        <reg_name publish_address="0x920" publish_instance="SNPS_PHY">DX2GCR8</reg_name>
        <reg_mnemonic>DX2GCR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR3</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 3. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 2. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR1</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 1. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR0</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 0. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x924</reg_address>
        <reg_name publish_address="0x924" publish_instance="SNPS_PHY">DX2GCR9</reg_name>
        <reg_mnemonic>DX2GCR9</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR3</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 3. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 2. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR1</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 1. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR0</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 0. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x940</reg_address>
        <reg_name publish_address="0x940" publish_instance="SNPS_PHY">DX2BDLR0</reg_name>
        <reg_mnemonic>DX2BDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX bit delay line registers are used to select the delay value on the BDLs used in the DDRPHYDATX8 macros. A single BDL field in the BDLR register connects to a corresponding BDL. The first set of BDLR registers (DXnBDLR0-6) are used for the BDLs of the byte when using the DDRPHYDATX8 macro, or BDLs of the first nibble when using the DATX4X2 macro. The second set (DXnBDLR7-9) have similar usage as the DXnBDLR0-6 but are used for the second nibble when using DDRPHYDATX4X2 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ3WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ3 Write Bit Delay. Delay select for the BDL on DQ3 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ2WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ2 Write Bit Delay. Delay select for the BDL on DQ2 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ1WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ1 Write Bit Delay. Delay select for the BDL on DQ1 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ0WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ0 Write Bit Delay. Delay select for the BDL on DQ0 write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x944</reg_address>
        <reg_name publish_address="0x944" publish_instance="SNPS_PHY">DX2BDLR1</reg_name>
        <reg_mnemonic>DX2BDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ7WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ7 Write Bit Delay. Delay select for the BDL on DQ7 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ6WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ6 Write Bit Delay. Delay select for the BDL on DQ6 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ5WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQ5 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ4WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ4 Write Bit Delay. Delay select for the BDL on DQ4 write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x948</reg_address>
        <reg_name publish_address="0x948" publish_instance="SNPS_PHY">DX2BDLR2</reg_name>
        <reg_mnemonic>DX2BDLR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSOEBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQS/DQ/DM Write Bit Delay. Delay select for the BDL on output enable for DQS/DQ/DM write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQS write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Write Bit Delay. Delay select for the BDL on DM write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x950</reg_address>
        <reg_name publish_address="0x950" publish_instance="SNPS_PHY">DX2BDLR3</reg_name>
        <reg_mnemonic>DX2BDLR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ3RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ3 Read Bit Delay. Delay select for the BDL on DQ3 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ2RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ2 Read Bit Delay. Delay select for the BDL on DQ2 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ1RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ1 Read Bit Delay. Delay select for the BDL on DQ1 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ0RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ0 Read Bit Delay. Delay select for the BDL on DQ0 read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x954</reg_address>
        <reg_name publish_address="0x954" publish_instance="SNPS_PHY">DX2BDLR4</reg_name>
        <reg_mnemonic>DX2BDLR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ7RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ7 Read Bit Delay. Delay select for the BDL on DQ7 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ6RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ6 Read Bit Delay. Delay select for the BDL on DQ6 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ5RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQ5 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ4RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ4 Read Bit Delay. Delay select for the BDL on DQ4 read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x958</reg_address>
        <reg_name publish_address="0x958" publish_instance="SNPS_PHY">DX2BDLR5</reg_name>
        <reg_mnemonic>DX2BDLR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSNRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQSN Read Bit Delay. Delay select for the BDL on DQSN read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQS read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Read Bit Delay. Delay select for the BDL on DM read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x960</reg_address>
        <reg_name publish_address="0x960" publish_instance="SNPS_PHY">DX2BDLR6</reg_name>
        <reg_mnemonic>DX2BDLR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TERBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Bit Delay. Delay select for the BDL on Termination Enable (TE).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Bit Delay. Delay select for BDL on Power Down Receiver (PDR).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x964</reg_address>
        <reg_name publish_address="0x964" publish_instance="SNPS_PHY">DX2BDLR7</reg_name>
        <reg_mnemonic>DX2BDLR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSOEBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQS/DQ/DM Write Bit Delay. Delay select for the BDL on output enable for DQS/DQ/DM write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQS write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Write Bit Delay. Delay select for the BDL on DM write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x968</reg_address>
        <reg_name publish_address="0x968" publish_instance="SNPS_PHY">DX2BDLR8</reg_name>
        <reg_mnemonic>DX2BDLR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSNRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQSN Read Bit Delay. Delay select for the BDL on DQSN read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQS read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Read Bit Delay. Delay select for the BDL on DM read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x96C</reg_address>
        <reg_name publish_address="0x96C" publish_instance="SNPS_PHY">DX2BDLR9</reg_name>
        <reg_mnemonic>DX2BDLR9</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4TERBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Bit Delay. Delay select for the BDL on Termination Enable (TE).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4PDRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Bit Delay. Delay select for BDL on Power Down Receiver (PDR).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x980</reg_address>
        <reg_name publish_address="0x980" publish_instance="SNPS_PHY">DX2LCDLR0</reg_name>
        <reg_mnemonic>DX2LCDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 local calibrated delay line registers are used to select the delay value on the LCDLs used in the DATX8 macros. For the DXnLCDLR0-4, the LCDL value probed or written to in these registers is muxed from/to one of the corresponding rank LCDLs according to the RANKIDR register field. The DXnLCDL registers only hold delays for the trained ranks. To access the delay for a physical rank, the corresponding trained rank number must be programmed into the RANKIDR register. This means to program or read out all rank LCDLs accessible through the DXnLCDLR0-4, a series of two-step writes is required. For example, to program or read out the Read DQS LCDL delay (DXnLCDLR3.RDQSD) in a four-rank system: - 1. Set the RANKIDR field to 0x00 - 2. Program or read out DXnLCDLR3.RDQSD - 3. Set the RANKIDR field to 0x01 - 4. Program or read out DXnLCDLR3.RDQSD - 5. Set the RANKIDR field to 0x10 - 6. Program or read out DXnLCDLR3.RDQSD - 7. Set the RANKIDR field to 0x11 - 8. Program or read out DXnLCDLR3.RDQSD The write data delay (WDQD) and the read DQS delay (RDQSD) are automatically derived from the measured period during calibration. WDQD and RDQSD correspond to a 90 degrees phase shift for DQ during writes and DQS during reads, respectively. The 90 degrees phase shift is used to center DQS into the write and read data eyes. A 90 degrees phase shift is equivalent to half the DDR clock period. After calibration WDQD and RDQSD fields will contain a value that corresponds to half the DDR clock period (or a quarter of the SDRAM clock period). The write leveling delay (RnWLD) and read DQS gating delay DQSGD are derived from the write leveling and DQS training algorithms. These are normally run automatically by the PHY control block or they can be executed in software by the user. After calibration RnWLD field will contain a value that corresponds to the DDR clock period (or half of the SDRAM clock period), while RnDQSGD field will contain a value that corresponds to half the DDR clock period (or a quarter of the SDRAM clock period). After the initial setting, all LCDL register fields are automatically updated by the VT compensation logic to track drifts due to voltage and temperature. The user can however override these values by writing to the respective fields of the register and/or optionally disabling the automatic drift compensation. The first set of LCDLR registers (DXnLCDLR0-5) are used for the LCDLs of the byte when using the DATX8 macro, or LCDLs of the first nibble when using the DATX4X2 macro. The second set (DXnLCDLR6-11) are used for the second nibble when using DATX4X2 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Delay. Delay select for the write leveling (WL) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Delay. Delay select for the write leveling (WL) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x984</reg_address>
        <reg_name publish_address="0x984" publish_instance="SNPS_PHY">DX2LCDLR1</reg_name>
        <reg_mnemonic>DX2LCDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDQD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Data Delay. Delay select for the write data (WDQ) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDQD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Data Delay. Delay select for the write data (WDQ) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x988</reg_address>
        <reg_name publish_address="0x988" publish_instance="SNPS_PHY">DX2LCDLR2</reg_name>
        <reg_mnemonic>DX2LCDLR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gating Delay. Delay select for the DQS gating (DQSG) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gating Delay. Delay select for the DQS gating (DQSG) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x98C</reg_address>
        <reg_name publish_address="0x98C" publish_instance="SNPS_PHY">DX2LCDLR3</reg_name>
        <reg_mnemonic>DX2LCDLR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Read DQS Delay. Delay select for the read DQS (RDQS) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDQSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS Delay. Delay select for the read DQS (RDQS) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x990</reg_address>
        <reg_name publish_address="0x990" publish_instance="SNPS_PHY">DX2LCDLR4</reg_name>
        <reg_mnemonic>DX2LCDLR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSND</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Read DQSN Delay. Delay select for the read DQS (RDQSN) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDQSND</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQSN Delay. Delay select for the read DQSN (RDQSN) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x994</reg_address>
        <reg_name publish_address="0x994" publish_instance="SNPS_PHY">DX2LCDLR5</reg_name>
        <reg_mnemonic>DX2LCDLR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gate Status Delay. Delay select for the DQS gate status (DQSGS) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gate Status Delay. Delay select for the DQS gate status (DQSGS) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9A0</reg_address>
        <reg_name publish_address="0x9A0" publish_instance="SNPS_PHY">DX2MDLR0</reg_name>
        <reg_mnemonic>DX2MDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 Master Delay Line Registers return different period values measured by the master delay lines in the DATX8 macros.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Target Period. Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>IPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Initial Period. Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9A4</reg_address>
        <reg_name publish_address="0x9A4" publish_instance="SNPS_PHY">DX2MDLR1</reg_name>
        <reg_mnemonic>DX2MDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 Master Delay Line Registers return different period values measured by the master delay lines in the DATX8 macros.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_9</bit_name>
            <bit_default>000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Master Delay Line Delay. Delay select for the LCDL for the Master Delay Line.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9C0</reg_address>
        <reg_name publish_address="0x9C0" publish_instance="SNPS_PHY">DX2GTR0</reg_name>
        <reg_mnemonic>DX2GTR0</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to control various timing settings of the byte lane, including DQS gating system latency and write leveling system latency. The DXnGTR0 register is indirectly accessed. Each rank has its own copy of system latency values in the DXnGTR0 register. These rank-specific register fields that can be accessed (written or read) from the register port by specifying the rank in the Rank ID register (RANKIDR).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLSL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling System Latency. Used to adjust the write latency after write leveling. This field is for nibble 1 of the byte when in x4 mode. Valid values: - 4'b0000 = Write latency = WL - 1 - 4'b0001 = Write latency = WL - 0.5 - 4'b0010 = Write latency = WL - 4'b0011 = Write latency = WL + 0.5 - 4'b0100 = Write latency = WL + 1 - 4'b0101 = Write latency = WL + 1.5 - 4'b0110 = Write latency = WL + 2 - 4'b0111 = Write latency = WL + 2.5 - 4'b1000 = Write latency = WL + 3 - 4'b1001 = Write latency = WL + 3.5 - 4'b1010 = Write latency = WL + 4 - 4'b1011 = Write latency = WL + 4.5 - 4'b1100 = Write latency = WL + 5 - 4'b1101 = Write latency = WL + 5.5 - 4'b1110 = Write latency = WL + 6 - 4'b1111 = Write latency = WL + 6.5</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLSL</bit_name>
            <bit_default>0010</bit_default>
            <bit_description>
              <paragraph>Write Leveling System Latency. Used to adjust the write latency after write leveling. This field is for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode. Valid values: - 4'b0000 = Write latency = WL - 1 - 4'b0001 = Write latency = WL - 0.5 - 4'b0010 = Write latency = WL - 4'b0011 = Write latency = WL + 0.5 - 4'b0100 = Write latency = WL + 1 - 4'b0101 = Write latency = WL + 1.5 - 4'b0110 = Write latency = WL + 2 - 4'b0111 = Write latency = WL + 2.5 - 4'b1000 = Write latency = WL + 3 - 4'b1001 = Write latency = WL + 3.5 - 4'b1010 = Write latency = WL + 4 - 4'b1011 = Write latency = WL + 4.5 - 4'b1100 = Write latency = WL + 5 - 4'b1101 = Write latency = WL + 5.5 - 4'b1110 = Write latency = WL + 6 - 4'b1111 = Write latency = WL + 6.5</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:13</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_13</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DGSL</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gating System Latency. This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode or for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_5</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DGSL</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gating System Latency. This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9D0</reg_address>
        <reg_name publish_address="0x9D0" publish_instance="SNPS_PHY">DX2RSR0</reg_name>
        <reg_mnemonic>DX2RSR0</reg_mnemonic>
        <reg_description>
          <paragraph>These are rank status registers for the DATX8. They indicate the per-rank training status, such as errors or warnings.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4QSGERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gate Training Error. Indicates if set that there is an error in DQS gate training of the upper nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>QSGERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DQS Gate Training Error. Indicates if set that there is an error in DQS gate training of the byte in x8 mode or the lower nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9D4</reg_address>
        <reg_name publish_address="0x9D4" publish_instance="SNPS_PHY">DX2RSR1</reg_name>
        <reg_mnemonic>DX2RSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDLVLERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Read Leveling Error. Indicates, if set, that there is an error in read leveling training of the upper nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDLVLERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Read Leveling Error. Indicates, if set, that there is an error in read leveling training of the byte in x8 mode or the lower nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9D8</reg_address>
        <reg_name publish_address="0x9D8" publish_instance="SNPS_PHY">DX2RSR2</reg_name>
        <reg_mnemonic>DX2RSR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLAWN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Adjustment Warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the upper nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLAWN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode or the lower nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9DC</reg_address>
        <reg_name publish_address="0x9DC" publish_instance="SNPS_PHY">DX2RSR3</reg_name>
        <reg_mnemonic>DX2RSR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLAERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Adjustment Error. Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the upper nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLAERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Error. Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the byte in x8 mode or the lower nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9E0</reg_address>
        <reg_name publish_address="0x9E0" publish_instance="SNPS_PHY">DX2GSR0</reg_name>
        <reg_mnemonic>DX2GSR0</reg_mnemonic>
        <reg_description>
          <paragraph>These are general status registers for the DATX8. They indicate among other things whether write leveling or period measurement calibration is done. Note that WDQCAL, RDQSCAL, RDQSNCAL, GDQSCAL, and WLCAL are calibration measurement-done flags that should be used for debug purposes if the global calibration done flag (PGSR0[CAL]) is not asserted. These flags will typically assert for a minimum of two configuration clock cycles and then de-assert when all measurement done flags are asserted. The first four registers (DXnGSR0-3) are for the byte status when using DATX8, or the status of the first nibble when using DATX4X2. Registers DXnGSR4-5 are for the status of the second nibble when using DATX4X2.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLDQ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling DQ Status. Captures the write leveling DQ status from the DRAM during software write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_29_26</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Period. Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DPLOCK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DATX8 PLL Lock. Indicates, if set, that that DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin. If DWC_DDRPHYDATX8_top.v does not contain a PLL (due to PLL sharing or due to configuring the IP with all PLLs omitted), this bit will always remain 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Period. Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Error. Indicates, if set, that there is a write leveling error in the DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Done. Indicates, if set, that the DATX8 has completed write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gating Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDQSNCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS# Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDQCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write DQ Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9E4</reg_address>
        <reg_name publish_address="0x9E4" publish_instance="SNPS_PHY">DX2GSR1</reg_name>
        <reg_mnemonic>DX2GSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTCODE</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Delay Line Test Code. Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Delay Line Test Done. Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9E8</reg_address>
        <reg_name publish_address="0x9E8" publish_instance="SNPS_PHY">DX2GSR2</reg_name>
        <reg_mnemonic>DX2GSR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GSDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Status Period. Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GSDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_21</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Error. Indicates, if set, that the DATX8 has encountered an error during execution of the static read training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DBDQ</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>DB DQ Capture. Capture DB DQ[7:0], bits [31:28] is for DQ[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ESTAT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Error Status. If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution. Note: This field is valid only when HVERR or DVERR field is high.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9EC</reg_address>
        <reg_name publish_address="0x9EC" publish_instance="SNPS_PHY">DX2GSR3</reg_name>
        <reg_mnemonic>DX2GSR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:27</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_27</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ESTAT</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>VREF Training Error Status Code. Indicates which phase of error check failed. Valid status encodings are: - ESTAT[0] = Init vref check failed. - ESTAT[1] = Final check for DRAM VREF failed - ESTAT[2] = Final check for Host VREF failed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>HVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>HVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDPC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Static Read Delay Pass Count. This read only field provides information regarding the trained RDDLY value in DXnGCR0[23:20]. - If SRDPC=1 the resulting DXnGCR0.RDDLY value is the only working value, - If SRDPC=2 the resulting DXnGCR0.RDDLY value is the second incremental value of two working values, - If SDRPC=3 the resulting DXnGCR0.RDDLY value was the second incremental working value of three working values.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9F0</reg_address>
        <reg_name publish_address="0x9F0" publish_instance="SNPS_PHY">DX2GSR4</reg_name>
        <reg_mnemonic>DX2GSR4</reg_mnemonic>
        <reg_description>
          <paragraph>These are general status registers for the DATX8. They indicate among other things whether write leveling or period measurement calibration is done. Note that WDQCAL, RDQSCAL, RDQSNCAL, GDQSCAL, and WLCAL are calibration measurement-done flags that should be used for debug purposes if the global calibration done flag (PGSR0[CAL]) is not asserted. These flags will typically assert for a minimum of two configuration clock cycles and then de-assert when all measurement done flags are asserted. The first four registers (DXnGSR0-3) are for the byte status when using DATX8, or the status of the first nibble when using DATX4X2. Registers DXnGSR4-5 are for the status of the second nibble when using DATX4X2.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_26</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Period. Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_16</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Period. Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Error. Indicates, if set, that there is a write leveling error in the DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Done. Indicates, if set, that the DATX8 has completed write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gating Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSNCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS# Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDQCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write DQ Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9F4</reg_address>
        <reg_name publish_address="0x9F4" publish_instance="SNPS_PHY">DX2GSR5</reg_name>
        <reg_mnemonic>DX2GSR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GSDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Status Period. Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GSDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_21</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4SRDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Error. Indicates, if set, that the DATX8 has encountered an error during execution of the static read training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_19_12</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4ESTAT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Error Status. If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution. Note: This field is valid only when HVERR or DVERR field is high.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WEWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WEERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4REWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4REERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9F8</reg_address>
        <reg_name publish_address="0x9F8" publish_instance="SNPS_PHY">DX2GSR6</reg_name>
        <reg_mnemonic>DX2GSR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4HVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4HVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_4</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4SRDPC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Static Read Delay Pass Count. This read only field provides information regarding the trained RDDLY value in DXnGCR0[23:20]. - If SRDPC=1 the resulting DXnGCR0.RDDLY value is the only working value, - If SRDPC=2 the resulting DXnGCR0.RDDLY value is the second incremental value of two working values, - If SDRPC=3 the resulting DXnGCR0.RDDLY value was the second incremental working value of three working values.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA00</reg_address>
        <reg_name publish_address="0xA00" publish_instance="SNPS_PHY">DX3GCR0</reg_name>
        <reg_mnemonic>DX3GCR0</reg_mnemonic>
        <reg_description>
          <paragraph>These registers are used for miscellaneous configurations specific to a particular instantiation of the DATX8 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>CALBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Calibration Bypass. Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Master Delay Line Enable. Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_29_24</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDDLY</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Static Read Delay. Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLBYP</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Bypass. Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>GSHIFT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Gear Shift. Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLPD</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Power Down. Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PLLRST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>PLL Reset. Resets the byte PLL by driving the PLL reset pin. This bit is not self-clearing and a 1'b0 must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSNSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSNSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQSN gate. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS gate. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTTOAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RTT On Additive Latency. Indicates when the ODT control of DQ/DQS SSTL I/Os is asserted during read cycles. Valid values are: - 1'b0 = ODT control is asserted approximately two cycles before its nominal position prior to the read transaction - 1'b1 = ODT control is asserted approximately one cycle before its nominal position prior to the read transaction Note: It is intended to allow the assertion of the ODT signal to be advanced by 1 or 2 cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>10:9</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RTTOH</bit_name>
            <bit_default>01 </bit_default>
            <bit_description>
              <paragraph>RTT Output Hold. Indicates the number of clock cycles (from 0 to 3) after the read data post amble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to 1'b0) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read post amble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:7</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRAL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>PDR Additive Latency. Indicates when the PDR control of DQ/DQS SSTL I/Os is disabled (when the receiver is enabled) during read cycles if dynamic receiver power-down is enabled. Valid values are: - 2'b00 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost three-and-half SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost two-and-half SDRAM clock (CK) cycles before read data preamble - 2'b01 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost three SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost two SDRAM clock (CK) cycles before read data preamble - 2'b10 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost two-and-half SDRAM clock (CK) cycles before read data preamble if dfi is odd read command almost one-and-half SDRAM clock (CK) cycles before read data preamble - 2'b11 = PDR control is set to 1'b0 (i.e. receiver is enabled) If dfi is even read command, almost two SDRAM clock (CK) cycles before read data preamble. if dfi is odd read command almost one SDRAM clock (CK) cycles before read data preamble. Note: For systems that have bigger round trip delay (if DXnGTR0.DGSL value is greater than 2), the PDR times described here will increase by (DXnGTR0.DGSL-2)/2 SDRAM clock cycles. For example, if DXnGCR0.PDRAL PDRAL is set to 2'b00 but DXnGTR0.DGSL = 5, then PDR control is set (receiver is enabled) (3.5 + (5-2)/2) = 5 SDRAM clock (CK) cycles before the read data preamble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_6</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS gate.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_4</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGOE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>DQSG Output Enable. Enables, when set, the output driver (OE pin) on the I/O for DQS gate.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXIOM</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Data I/O Mode. Selects SSTL mode (when set to 1'b0) or CMOS mode (when set to 1'b1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common DATX8 IOM configuration bit.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Data Byte Enable. Enables if set the data byte. Setting this bit to 1'b0 disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA04</reg_address>
        <reg_name publish_address="0xA04" publish_instance="SNPS_PHY">DX3GCR1</reg_name>
        <reg_mnemonic>DX3GCR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXPDRMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQ[7:0]. Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_0</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA08</reg_address>
        <reg_name publish_address="0xA08" publish_instance="SNPS_PHY">DX3GCR2</reg_name>
        <reg_mnemonic>DX3GCR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXOEMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQ[7:0]. Enables the OE mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXTEMODE</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQ[7:0]. Enables the TE (ODT) mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved Note: The value 2'b01 (always ON) is applied when DXCCR.DXODT=1, regardless of the DXTEMODE setting.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA0C</reg_address>
        <reg_name publish_address="0xA0C" publish_instance="SNPS_PHY">DX3GCR3</reg_name>
        <reg_mnemonic>DX3GCR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDMBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data Mask BDL VT Compensation. Enables, if set the VT drift compensation of the write data mask bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Data BDL VT Compensation. Enables, if set the VT drift compensation of the read data bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data BDL VT Compensation. Enables, if set the VT drift compensation of the write data bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS gating LCDL. Caution: If DQS drift is enabled, this field must be set to 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write DQ LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Leveling LCDL Delay VT Compensation. Enables, if set, the VT drift compensation of the write leveling LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RGSLVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status LCDL Delay VT Compensation. Enables, if set the VT drift compensation of the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDSBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Read Data Strobe BDL VT Compensation. Enables, if set the VT drift compensation of the read data strobe bit delay lines.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDSBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Write Data Strobe BDL VT Compensation. Enables, if set the VT drift compensation of the write data strobe bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TEBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Termination Enable BDL VT Compensation. Enables, if set the VT drift compensation of the termination enable bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver BDL VT Compensation. Enables, if set the VT drift compensation of the power down receiver bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>OEBVT</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Output Enable BDL VT Compensation. Enables, if set the VT drift compensation of the output enable bit delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_17_16</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DM. Enables the OE mode values for DM. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DM. Enables the TE (ODT) mode values for DM. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:10</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DM. Enables the PDR mode values for DM. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_9_8</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQS. Enables the OE mode values for DQS. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQS. Enables the TE (ODT) mode values for DQS. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQS. Enables the PDR mode values for DQS. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA10</reg_address>
        <reg_name publish_address="0xA10" publish_instance="SNPS_PHY">DX3GCR4</reg_name>
        <reg_mnemonic>DX3GCR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:29</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DXREFIOM</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>VREF Generator IO Mode. Byte lane VREF IOM (Used only by D4MU IOs)</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFPEN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Byte Lane VREF Pad Enable. Enables the pass gate between (to connect) VREF and PAD.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:26</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFEEN</bit_name>
            <bit_default>11 </bit_default>
            <bit_description>
              <paragraph>Byte Lane Internal VREF Enable. Enables the generation of VREF value for external byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFSEN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Enables the generation of VREF value for internal byte lane single-end IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_24_22</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFESEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane External VREF Select. Selects the generated VREF value for external byte lane I/Os.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFSSEL</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Selects the generated VREF value for internal byte lane single-end I/O buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFIEN</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>DQ (Single Ended IO) VREF Enable. Enable internal VREF generator. Valid values are: - 1'b0 = Internal VREF disabled - 1'b1 = Internal VREF enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFIMON</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>DQ (Single Ended IO) MVREF Monitor. Select which MVREF to monitor on PAD when ENPAD = 1'b1. Valid values are: - 2'b00 = Monitor MVREF[0] - 2'b01 = Monitor MVREF[1] - 2'b10 = Monitor MVREF[2] - 2'b11 = Monitor MVREF[3]</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA14</reg_address>
        <reg_name publish_address="0xA14" publish_instance="SNPS_PHY">DX3GCR5</reg_name>
        <reg_mnemonic>DX3GCR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR3</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 3. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR2</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 2. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR1</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 1. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXREFISELR0</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>Byte Lane internal VREF Select for Rank 0. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA18</reg_address>
        <reg_name publish_address="0xA18" publish_instance="SNPS_PHY">DX3GCR6</reg_name>
        <reg_mnemonic>DX3GCR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR3</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 3. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR2</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 2. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR1</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 1. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DXDQVREFR0</bit_name>
            <bit_default>00 1001</bit_default>
            <bit_description>
              <paragraph>DRAM DQ VREF Select for Rank 0. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA1C</reg_address>
        <reg_name publish_address="0xA1C" publish_instance="SNPS_PHY">DX3GCR7</reg_name>
        <reg_mnemonic>DX3GCR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDDLY</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Static Read Delay. Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RTTOAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>RTT On Additive Latency. Indicates (for the upper nibble) when the ODT control of DQ/DQS SSTL I/Os is asserted during read cycles. Valid values are: - 1'b0 = ODT control is asserted approximately two cycles before its nominal position prior to the read transaction - 1'b1 = ODT control is asserted approximately one cycle before its nominal position prior to the read transaction Note: It is intended to allow the assertion of the ODT signal to be advanced by 1 or 2 cycles.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RTTOH</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>RTT Output Hold. Indicates (for the upper nibble) the number of clock cycles (from 0 to 3) after the read transaction the ODT control will remain asserted to the DQS and DQ/DM SSTL IOs when using dynamic ODT control. ODT is deasserted approximately RTTOH clock cycles beyond its nominal position after the read transaction. It is intended to allow the extension of the ODT signal assertion by a few cycles if required.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSNSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSNSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQSN[1] gate when using the DDRPHYDATX4X2 macro. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSSEPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSSE Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro. This bit controls the PDRSE pin on the PDIFF cell.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_20</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGPDR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Power Down Receiver. Powers down, if set, the input receiver on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_18</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGODT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables, when set, the on-die termination (TE pin) on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGOE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DQSG Output Enable. Enables, when set, the output driver (OE pin) on the I/O for DQS[1] gate when using DDRPHYDATX4X2 macro.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQ[9]. Enables the OE mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQ[9]. Enables the TE (ODT) mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:10</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQ[9]. Enables the PDR mode values for DQ[9] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>9:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_9_8</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSOEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Output Enable Mode for DQS[1]. Enables the OE mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = OE Dynamic - 2'b01 = OE always ON - 2'b10 = OE always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSTEMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Termination Enable Mode for DQS[1]. Enables the TE (ODT) mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = TE (ODT) Dynamic - 2'b01 = TE (ODT) always ON - 2'b10 = TE (ODT) always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSPDRMODE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Mode for DQS[1]. Enables the PDR mode values for DQS[1] when using the DDRPHYDATX4X2 macro. Valid values are: - 2'b00 = PDR Dynamic - 2'b01 = PDR always ON - 2'b10 = PDR always OFF - 2'b11 = Reserved</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA20</reg_address>
        <reg_name publish_address="0xA20" publish_instance="SNPS_PHY">DX3GCR8</reg_name>
        <reg_mnemonic>DX3GCR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR3</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 3. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 2. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR1</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 1. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXREFISELR0</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Byte Lane (upper nibble) internal VREF Select for Rank 0. Selects the generated VREF value for internal byte lane differential IO buffers.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA24</reg_address>
        <reg_name publish_address="0xA24" publish_instance="SNPS_PHY">DX3GCR9</reg_name>
        <reg_mnemonic>DX3GCR9</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR3</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 3. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 2. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR1</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 1. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DXDQVREFR0</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DRAM DQ (upper nibble) VREF Select for Rank 0. Selects the generated VREF value for external DRAM device.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA40</reg_address>
        <reg_name publish_address="0xA40" publish_instance="SNPS_PHY">DX3BDLR0</reg_name>
        <reg_mnemonic>DX3BDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX bit delay line registers are used to select the delay value on the BDLs used in the DDRPHYDATX8 macros. A single BDL field in the BDLR register connects to a corresponding BDL. The first set of BDLR registers (DXnBDLR0-6) are used for the BDLs of the byte when using the DDRPHYDATX8 macro, or BDLs of the first nibble when using the DATX4X2 macro. The second set (DXnBDLR7-9) have similar usage as the DXnBDLR0-6 but are used for the second nibble when using DDRPHYDATX4X2 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ3WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ3 Write Bit Delay. Delay select for the BDL on DQ3 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ2WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ2 Write Bit Delay. Delay select for the BDL on DQ2 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ1WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ1 Write Bit Delay. Delay select for the BDL on DQ1 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ0WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ0 Write Bit Delay. Delay select for the BDL on DQ0 write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA44</reg_address>
        <reg_name publish_address="0xA44" publish_instance="SNPS_PHY">DX3BDLR1</reg_name>
        <reg_mnemonic>DX3BDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ7WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ7 Write Bit Delay. Delay select for the BDL on DQ7 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ6WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ6 Write Bit Delay. Delay select for the BDL on DQ6 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ5WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQ5 write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ4WBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ4 Write Bit Delay. Delay select for the BDL on DQ4 write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA48</reg_address>
        <reg_name publish_address="0xA48" publish_instance="SNPS_PHY">DX3BDLR2</reg_name>
        <reg_mnemonic>DX3BDLR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSOEBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQS/DQ/DM Write Bit Delay. Delay select for the BDL on output enable for DQS/DQ/DM write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQS write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Write Bit Delay. Delay select for the BDL on DM write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA50</reg_address>
        <reg_name publish_address="0xA50" publish_instance="SNPS_PHY">DX3BDLR3</reg_name>
        <reg_mnemonic>DX3BDLR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ3RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ3 Read Bit Delay. Delay select for the BDL on DQ3 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ2RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ2 Read Bit Delay. Delay select for the BDL on DQ2 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ1RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ1 Read Bit Delay. Delay select for the BDL on DQ1 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ0RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ0 Read Bit Delay. Delay select for the BDL on DQ0 read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA54</reg_address>
        <reg_name publish_address="0xA54" publish_instance="SNPS_PHY">DX3BDLR4</reg_name>
        <reg_mnemonic>DX3BDLR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_30</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:24</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ7RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ7 Read Bit Delay. Delay select for the BDL on DQ7 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_23_22</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ6RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ6 Read Bit Delay. Delay select for the BDL on DQ6 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ5RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQ5 read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQ4RBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ4 Read Bit Delay. Delay select for the BDL on DQ4 read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA58</reg_address>
        <reg_name publish_address="0xA58" publish_instance="SNPS_PHY">DX3BDLR5</reg_name>
        <reg_mnemonic>DX3BDLR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSNRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQSN Read Bit Delay. Delay select for the BDL on DQSN read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DSRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQS read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DMRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Read Bit Delay. Delay select for the BDL on DM read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA60</reg_address>
        <reg_name publish_address="0xA60" publish_instance="SNPS_PHY">DX3BDLR6</reg_name>
        <reg_mnemonic>DX3BDLR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TERBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Bit Delay. Delay select for the BDL on Termination Enable (TE).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PDRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Bit Delay. Delay select for BDL on Power Down Receiver (PDR).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA64</reg_address>
        <reg_name publish_address="0xA64" publish_instance="SNPS_PHY">DX3BDLR7</reg_name>
        <reg_mnemonic>DX3BDLR7</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSOEBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQS/DQ/DM Write Bit Delay. Delay select for the BDL on output enable for DQS/DQ/DM write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Write Bit Delay. Delay select for the BDL on DQS write path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMWBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Write Bit Delay. Delay select for the BDL on DM write path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA68</reg_address>
        <reg_name publish_address="0xA68" publish_instance="SNPS_PHY">DX3BDLR8</reg_name>
        <reg_mnemonic>DX3BDLR8</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSNRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQSN Read Bit Delay. Delay select for the BDL on DQSN read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DSRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DQ5 Read Bit Delay. Delay select for the BDL on DQS read path.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_6</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DMRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>DM Read Bit Delay. Delay select for the BDL on DM read path.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA6C</reg_address>
        <reg_name publish_address="0xA6C" publish_instance="SNPS_PHY">DX3BDLR9</reg_name>
        <reg_mnemonic>DX3BDLR9</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_22</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4TERBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Termination Enable Bit Delay. Delay select for the BDL on Termination Enable (TE).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_14</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>13:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4PDRBD</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Power Down Receiver Bit Delay. Delay select for BDL on Power Down Receiver (PDR).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_0</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA80</reg_address>
        <reg_name publish_address="0xA80" publish_instance="SNPS_PHY">DX3LCDLR0</reg_name>
        <reg_mnemonic>DX3LCDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 local calibrated delay line registers are used to select the delay value on the LCDLs used in the DATX8 macros. For the DXnLCDLR0-4, the LCDL value probed or written to in these registers is muxed from/to one of the corresponding rank LCDLs according to the RANKIDR register field. The DXnLCDL registers only hold delays for the trained ranks. To access the delay for a physical rank, the corresponding trained rank number must be programmed into the RANKIDR register. This means to program or read out all rank LCDLs accessible through the DXnLCDLR0-4, a series of two-step writes is required. For example, to program or read out the Read DQS LCDL delay (DXnLCDLR3.RDQSD) in a four-rank system: - 1. Set the RANKIDR field to 0x00 - 2. Program or read out DXnLCDLR3.RDQSD - 3. Set the RANKIDR field to 0x01 - 4. Program or read out DXnLCDLR3.RDQSD - 5. Set the RANKIDR field to 0x10 - 6. Program or read out DXnLCDLR3.RDQSD - 7. Set the RANKIDR field to 0x11 - 8. Program or read out DXnLCDLR3.RDQSD The write data delay (WDQD) and the read DQS delay (RDQSD) are automatically derived from the measured period during calibration. WDQD and RDQSD correspond to a 90 degrees phase shift for DQ during writes and DQS during reads, respectively. The 90 degrees phase shift is used to center DQS into the write and read data eyes. A 90 degrees phase shift is equivalent to half the DDR clock period. After calibration WDQD and RDQSD fields will contain a value that corresponds to half the DDR clock period (or a quarter of the SDRAM clock period). The write leveling delay (RnWLD) and read DQS gating delay DQSGD are derived from the write leveling and DQS training algorithms. These are normally run automatically by the PHY control block or they can be executed in software by the user. After calibration RnWLD field will contain a value that corresponds to the DDR clock period (or half of the SDRAM clock period), while RnDQSGD field will contain a value that corresponds to half the DDR clock period (or a quarter of the SDRAM clock period). After the initial setting, all LCDL register fields are automatically updated by the VT compensation logic to track drifts due to voltage and temperature. The user can however override these values by writing to the respective fields of the register and/or optionally disabling the automatic drift compensation. The first set of LCDLR registers (DXnLCDLR0-5) are used for the LCDLs of the byte when using the DATX8 macro, or LCDLs of the first nibble when using the DATX4X2 macro. The second set (DXnLCDLR6-11) are used for the second nibble when using DATX4X2 macro.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Delay. Delay select for the write leveling (WL) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Delay. Delay select for the write leveling (WL) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA84</reg_address>
        <reg_name publish_address="0xA84" publish_instance="SNPS_PHY">DX3LCDLR1</reg_name>
        <reg_mnemonic>DX3LCDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDQD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Data Delay. Delay select for the write data (WDQ) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WDQD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Data Delay. Delay select for the write data (WDQ) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA88</reg_address>
        <reg_name publish_address="0xA88" publish_instance="SNPS_PHY">DX3LCDLR2</reg_name>
        <reg_mnemonic>DX3LCDLR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gating Delay. Delay select for the DQS gating (DQSG) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gating Delay. Delay select for the DQS gating (DQSG) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA8C</reg_address>
        <reg_name publish_address="0xA8C" publish_instance="SNPS_PHY">DX3LCDLR3</reg_name>
        <reg_mnemonic>DX3LCDLR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Read DQS Delay. Delay select for the read DQS (RDQS) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDQSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS Delay. Delay select for the read DQS (RDQS) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA90</reg_address>
        <reg_name publish_address="0xA90" publish_instance="SNPS_PHY">DX3LCDLR4</reg_name>
        <reg_mnemonic>DX3LCDLR4</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSND</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 Read DQSN Delay. Delay select for the read DQS (RDQSN) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>RDQSND</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQSN Delay. Delay select for the read DQSN (RDQSN) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA94</reg_address>
        <reg_name publish_address="0xA94" publish_instance="SNPS_PHY">DX3LCDLR5</reg_name>
        <reg_mnemonic>DX3LCDLR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DQSGSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gate Status Delay. Delay select for the DQS gate status (DQSGS) LCDL for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DQSGSD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gate Status Delay. Delay select for the DQS gate status (DQSGS) LCDL for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAA0</reg_address>
        <reg_name publish_address="0xAA0" publish_instance="SNPS_PHY">DX3MDLR0</reg_name>
        <reg_mnemonic>DX3MDLR0</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 Master Delay Line Registers return different period values measured by the master delay lines in the DATX8 macros.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>TPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Target Period. Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_9</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>IPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Initial Period. Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAA4</reg_address>
        <reg_name publish_address="0xAA4" publish_instance="SNPS_PHY">DX3MDLR1</reg_name>
        <reg_mnemonic>DX3MDLR1</reg_mnemonic>
        <reg_description>
          <paragraph>The DATX8 Master Delay Line Registers return different period values measured by the master delay lines in the DATX8 macros.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:9</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_9</bit_name>
            <bit_default>000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>8:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>MDLD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Master Delay Line Delay. Delay select for the LCDL for the Master Delay Line.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAC0</reg_address>
        <reg_name publish_address="0xAC0" publish_instance="SNPS_PHY">DX3GTR0</reg_name>
        <reg_mnemonic>DX3GTR0</reg_mnemonic>
        <reg_description>
          <paragraph>This register is used to control various timing settings of the byte lane, including DQS gating system latency and write leveling system latency. The DXnGTR0 register is indirectly accessed. Each rank has its own copy of system latency values in the DXnGTR0 register. These rank-specific register fields that can be accessed (written or read) from the register port by specifying the rank in the Rank ID register (RANKIDR).</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLSL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling System Latency. Used to adjust the write latency after write leveling. This field is for nibble 1 of the byte when in x4 mode. Valid values: - 4'b0000 = Write latency = WL - 1 - 4'b0001 = Write latency = WL - 0.5 - 4'b0010 = Write latency = WL - 4'b0011 = Write latency = WL + 0.5 - 4'b0100 = Write latency = WL + 1 - 4'b0101 = Write latency = WL + 1.5 - 4'b0110 = Write latency = WL + 2 - 4'b0111 = Write latency = WL + 2.5 - 4'b1000 = Write latency = WL + 3 - 4'b1001 = Write latency = WL + 3.5 - 4'b1010 = Write latency = WL + 4 - 4'b1011 = Write latency = WL + 4.5 - 4'b1100 = Write latency = WL + 5 - 4'b1101 = Write latency = WL + 5.5 - 4'b1110 = Write latency = WL + 6 - 4'b1111 = Write latency = WL + 6.5</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>WLSL</bit_name>
            <bit_default>0010</bit_default>
            <bit_description>
              <paragraph>Write Leveling System Latency. Used to adjust the write latency after write leveling. This field is for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode. Valid values: - 4'b0000 = Write latency = WL - 1 - 4'b0001 = Write latency = WL - 0.5 - 4'b0010 = Write latency = WL - 4'b0011 = Write latency = WL + 0.5 - 4'b0100 = Write latency = WL + 1 - 4'b0101 = Write latency = WL + 1.5 - 4'b0110 = Write latency = WL + 2 - 4'b0111 = Write latency = WL + 2.5 - 4'b1000 = Write latency = WL + 3 - 4'b1001 = Write latency = WL + 3.5 - 4'b1010 = Write latency = WL + 4 - 4'b1011 = Write latency = WL + 4.5 - 4'b1100 = Write latency = WL + 5 - 4'b1101 = Write latency = WL + 5.5 - 4'b1110 = Write latency = WL + 6 - 4'b1111 = Write latency = WL + 6.5</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:13</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_13</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>12:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DGSL</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gating System Latency. This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode or for nibble 1 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_5</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4:0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DGSL</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>DQS Gating System Latency. This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode or for nibble 0 of the byte when in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAD0</reg_address>
        <reg_name publish_address="0xAD0" publish_instance="SNPS_PHY">DX3RSR0</reg_name>
        <reg_mnemonic>DX3RSR0</reg_mnemonic>
        <reg_description>
          <paragraph>These are rank status registers for the DATX8. They indicate the per-rank training status, such as errors or warnings.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4QSGERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 DQS Gate Training Error. Indicates if set that there is an error in DQS gate training of the upper nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>QSGERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DQS Gate Training Error. Indicates if set that there is an error in DQS gate training of the byte in x8 mode or the lower nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAD4</reg_address>
        <reg_name publish_address="0xAD4" publish_instance="SNPS_PHY">DX3RSR1</reg_name>
        <reg_mnemonic>DX3RSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDLVLERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Read Leveling Error. Indicates, if set, that there is an error in read leveling training of the upper nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDLVLERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Read Leveling Error. Indicates, if set, that there is an error in read leveling training of the byte in x8 mode or the lower nibble in x4 mode. One bit for each of the up to 16 ranks.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAD8</reg_address>
        <reg_name publish_address="0xAD8" publish_instance="SNPS_PHY">DX3RSR2</reg_name>
        <reg_mnemonic>DX3RSR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLAWN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Adjustment Warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the upper nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLAWN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode or the lower nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xADC</reg_address>
        <reg_name publish_address="0xADC" publish_instance="SNPS_PHY">DX3RSR3</reg_name>
        <reg_mnemonic>DX3RSR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_20</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLAERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>X4 Write Leveling Adjustment Error. Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the upper nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_15_4</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLAERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Adjustment Error. Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the byte in x8 mode or the lower nibble in x4 mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAE0</reg_address>
        <reg_name publish_address="0xAE0" publish_instance="SNPS_PHY">DX3GSR0</reg_name>
        <reg_mnemonic>DX3GSR0</reg_mnemonic>
        <reg_description>
          <paragraph>These are general status registers for the DATX8. They indicate among other things whether write leveling or period measurement calibration is done. Note that WDQCAL, RDQSCAL, RDQSNCAL, GDQSCAL, and WLCAL are calibration measurement-done flags that should be used for debug purposes if the global calibration done flag (PGSR0[CAL]) is not asserted. These flags will typically assert for a minimum of two configuration clock cycles and then de-assert when all measurement done flags are asserted. The first four registers (DXnGSR0-3) are for the byte status when using DATX8, or the status of the first nibble when using DATX4X2. Registers DXnGSR4-5 are for the status of the second nibble when using DATX4X2.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLDQ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling DQ Status. Captures the write leveling DQ status from the DRAM during software write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_29_26</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Period. Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DPLOCK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>DATX8 PLL Lock. Indicates, if set, that that DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin. If DWC_DDRPHYDATX8_top.v does not contain a PLL (due to PLL sharing or due to configuring the IP with all PLLs omitted), this bit will always remain 1'b0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Period. Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Error. Indicates, if set, that there is a write leveling error in the DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Done. Indicates, if set, that the DATX8 has completed write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WLCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gating Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDQSNCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS# Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDQCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write DQ Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAE4</reg_address>
        <reg_name publish_address="0xAE4" publish_instance="SNPS_PHY">DX3GSR1</reg_name>
        <reg_mnemonic>DX3GSR1</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:25</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_25</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>24:1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTCODE</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Delay Line Test Code. Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DLTDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Delay Line Test Done. Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAE8</reg_address>
        <reg_name publish_address="0xAE8" publish_instance="SNPS_PHY">DX3GSR2</reg_name>
        <reg_mnemonic>DX3GSR2</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GSDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Status Period. Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>GSDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_21</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Error. Indicates, if set, that the DATX8 has encountered an error during execution of the static read training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DBDQ</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>DB DQ Capture. Capture DB DQ[7:0], bits [31:28] is for DQ[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ESTAT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Error Status. If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution. Note: This field is valid only when HVERR or DVERR field is high.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WEERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>REERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>WDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAEC</reg_address>
        <reg_name publish_address="0xAEC" publish_instance="SNPS_PHY">DX3GSR3</reg_name>
        <reg_mnemonic>DX3GSR3</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:27</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_27</bit_name>
            <bit_default>0 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>26:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>ESTAT</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>VREF Training Error Status Code. Indicates which phase of error check failed. Valid status encodings are: - ESTAT[0] = Init vref check failed. - ESTAT[1] = Final check for DRAM VREF failed - ESTAT[2] = Final check for Host VREF failed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>HVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>HVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_2</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>SRDPC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Static Read Delay Pass Count. This read only field provides information regarding the trained RDDLY value in DXnGCR0[23:20]. - If SRDPC=1 the resulting DXnGCR0.RDDLY value is the only working value, - If SRDPC=2 the resulting DXnGCR0.RDDLY value is the second incremental value of two working values, - If SDRPC=3 the resulting DXnGCR0.RDDLY value was the second incremental working value of three working values.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAF0</reg_address>
        <reg_name publish_address="0xAF0" publish_instance="SNPS_PHY">DX3GSR4</reg_name>
        <reg_mnemonic>DX3GSR4</reg_mnemonic>
        <reg_description>
          <paragraph>These are general status registers for the DATX8. They indicate among other things whether write leveling or period measurement calibration is done. Note that WDQCAL, RDQSCAL, RDQSNCAL, GDQSCAL, and WLCAL are calibration measurement-done flags that should be used for debug purposes if the global calibration done flag (PGSR0[CAL]) is not asserted. These flags will typically assert for a minimum of two configuration clock cycles and then de-assert when all measurement done flags are asserted. The first four registers (DXnGSR0-3) are for the byte status when using DATX8, or the status of the first nibble when using DATX4X2. Registers DXnGSR4-5 are for the status of the second nibble when using DATX4X2.</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:26</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_26</bit_name>
            <bit_default>00 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25:17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Period. Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_16</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Write Leveling Period. Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Error. Indicates, if set, that there is a write leveling error in the DATX8.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLDONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Done. Indicates, if set, that the DATX8 has completed write leveling.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WLCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Leveling Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS gating Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSNCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS# Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDQCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write DQ Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAF4</reg_address>
        <reg_name publish_address="0xAF4" publish_instance="SNPS_PHY">DX3GSR5</reg_name>
        <reg_mnemonic>DX3GSR5</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:23</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GSDQSPRD</bit_name>
            <bit_default>0 0000 0000</bit_default>
            <bit_description>
              <paragraph>Read DQS gating Status Period. Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>22</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4GSDQSCAL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read DQS Gating Status Calibration. Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_21</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4SRDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Static Read Error. Indicates, if set, that the DATX8 has encountered an error during execution of the static read training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_19_12</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4ESTAT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Error Status. If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution. Note: This field is valid only when HVERR or DVERR field is high.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WEWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>6</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WEERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>5</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4REWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4REERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Eye Centering Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4WDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Write Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDWN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Warning. Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4RDERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Read Bit Deskew Error. Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAF8</reg_address>
        <reg_name publish_address="0xAF8" publish_instance="SNPS_PHY">DX3GSR6</reg_name>
        <reg_mnemonic>DX3GSR6</reg_mnemonic>
        <reg_description>
          <paragraph>-</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_31_24</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23:20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4DVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>DRAM VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4HVWRN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Warning. Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>11:8</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4HVERR</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Host VREF Training Error. Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:4</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_7_4</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>X4SRDPC</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Static Read Delay Pass Count. This read only field provides information regarding the trained RDDLY value in DXnGCR0[23:20]. - If SRDPC=1 the resulting DXnGCR0.RDDLY value is the only working value, - If SRDPC=2 the resulting DXnGCR0.RDDLY value is the second incremental value of two working values, - If SDRPC=3 the resulting DXnGCR0.RDDLY value was the second incremental working value of three working values.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>1:0</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>RESERVED_1_0</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Reserved for future use.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
    </registers>
  </block>
  <block>
    <revision_control>
      <rda_version>3.1</rda_version>
      <synchronicity>
        <locker>$Locker: $</locker>
        <source>$Source: /syncinc/data/ic-sync-2019/server_vault/Projects/dd/cad_dd_00733/templates/pm20_60_436_reg.xml.rca $</source>
        <xml_version>$Revision: 1.3 $</xml_version>
        <!-- $EndKeys$ -->
      </synchronicity>
    </revision_control>
    <block_info type="direct">
      <block_part_number>PM20_82_510</block_part_number>
      <block_mnemonic>PHY_WRAPPER</block_mnemonic>
      <block_name>PMC DDR4 PHY MTSB</block_name>
      <block_base_address>0x1000</block_base_address>
      <block_instance>0</block_instance>
      <block_uri>file:../docs/rda/pm20_82_510_regs.xml</block_uri>
      <bus_data_width addressing_method="byte">32</bus_data_width>
      <bus_addr_width>9</bus_addr_width>
    </block_info>
    <registers>
      <register status="show">
        <reg_address>0x0</reg_address>
        <reg_name publish_address="0x1000" publish_instance="PHY_WRAPPER">DFI BIST Control</reg_name>
        <reg_mnemonic>DFI_BIST_CTRL</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ADDRESS_TEST</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Enables address testing feature.</paragraph>
              <paragraph>0: Disabled</paragraph>
              <paragraph>1: Enabled</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>30</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_DISABLE_REFRESH</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Allows user to disable DRAM refresh.</paragraph>
              <paragraph>0: Refresh disabled</paragraph>
              <paragraph>1: Disable refresh</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>29</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_SEL_DDR4</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Selects DDR4 or DDR3 DFI BIST mode</paragraph>
              <paragraph>0: DDR3</paragraph>
              <paragraph>1: DDR4</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>28</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>27:24</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_DATA_PATTERN</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>0000: 2D PRBS 0001: Walking one. 0010: Walking zero.
              0011: 1D PRBS. 0100: Worst case data pattern. 0101: User defined
              data pattern mode 1. 0110: User defined data pattern mode 2.
              0111: PRBS11 Shifting</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>23:20</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_COL_ADDR_SIZE</bit_name>
            <bit_default>1010</bit_default>
            <bit_description>
              <paragraph>Indicate the size of the column address
              size.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:13</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>12:8</bit_position>
            <bit_field>4:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_TRANS_PER_ROUND</bit_name>
            <bit_default>0 0100</bit_default>
            <bit_description>
              <paragraph>The number of writes or reads during normal WR to RD
              traffic pattern.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:6</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_TRAFFIC_PATTERN</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>00: Normal test, normal WR and then RD test. 01:
              Write only test. 10: Read only test.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>5</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ADDR_MODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>0: Address changes randomly during DES or NOPS.1:
              Address keeps 1 during DES or NOPS</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>4</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_TEST_MODE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>0: DRAM mode 1: loopback mode</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RUN_INF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST will run the configured test infinitely if
              toggled.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_DQS_JITTER</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST DQS JITTER measure mode. BIST issue write/read command 
	      to generate continuous DQS cycles like a clock</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RUN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST run signal, run test when asserted together with
              enable</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ENABLE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>BIST Module enable signal.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4</reg_address>
        <reg_name publish_address="0x1004" publish_instance="PHY_WRAPPER">DFI_BIST_CONF0</reg_name>
        <reg_mnemonic>DFI_BIST_CONF0</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:28</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_START_RANK</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Start rank test. Each bit corresponds to the start of
              that rank test.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>27:24</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ACT_RANKS</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active ranks. 1 if the corresponding ranks is
              active.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>23:16</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ADDR_INCR</bit_name>
            <bit_default>0000 1000</bit_default>
            <bit_description>
              <paragraph>The address increment.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>15:0</bit_position>
            <bit_field>15:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_START_COL_ADDR</bit_name>
            <bit_default>0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>The column address to start the BIST
              test.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8</reg_address>
        <reg_name publish_address="0x1008" publish_instance="PHY_WRAPPER">DFI_BIST_CONF1</reg_name>
        <reg_mnemonic>DFI_BIST_CONF1</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:17</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16:0</bit_position>
            <bit_field>16:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RAND_ADDR_SEED</bit_name>
            <bit_default>1 0000 1001 0001 1010</bit_default>
            <bit_description>
              <paragraph>Random address seed for random addressing during DES
              and NOP.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xC</reg_address>
        <reg_name publish_address="0x100C" publish_instance="PHY_WRAPPER">DFI_BIST_CONF2</reg_name>
        <reg_mnemonic>DFI_BIST_CONF2</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:27</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>26:16</bit_position>
            <bit_field>10:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_RFC</bit_name>
            <bit_default>000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Refresh command cycles timing parameter, from
              DRAM.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>14:0</bit_position>
            <bit_field>14:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_REFI</bit_name>
            <bit_default>000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Refresh interval timing parameter, from
              DRAM.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x10</reg_address>
        <reg_name publish_address="0x1010" publish_instance="PHY_WRAPPER">DFI_BIST_CONF3</reg_name>
        <reg_mnemonic>DFI_BIST_CONF3</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>30:24</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_PRE</bit_name>
            <bit_default>001 0110</bit_default>
            <bit_description>
              <paragraph>The number of cycles the controller waits for PRE
              command.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>22:16</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_WR_RD</bit_name>
            <bit_default>001 0110</bit_default>
            <bit_description>
              <paragraph>The number of cycles the controller transit from WR
              to the RD command.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>14:8</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_WR_WR</bit_name>
            <bit_default>000 0100</bit_default>
            <bit_description>
              <paragraph>The number of cycles the controller transit from WR
              to the next WR command during continuous WR
              commands.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>6:0</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_ACT</bit_name>
            <bit_default>001 0110</bit_default>
            <bit_description>
              <paragraph>The number of cycles the controller waits for ACT
              command.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x14</reg_address>
        <reg_name publish_address="0x1014" publish_instance="PHY_WRAPPER">DFI_BIST_CONF4</reg_name>
        <reg_mnemonic>DFI_BIST_CONF4</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:23</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>22:16</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_TO_PRE</bit_name>
            <bit_default>001 0110</bit_default>
            <bit_description>
              <paragraph>The number of cycles the controller transit from any
              command to PRE command.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>14:8</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_RD_WR</bit_name>
            <bit_default>001 0110</bit_default>
            <bit_description>
              <paragraph>The number of cycles the controller transit from RD
              to the WR command.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>6:0</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_RD_RD</bit_name>
            <bit_default>000 0100</bit_default>
            <bit_description>
              <paragraph>The number of cycles the controller transit from RD
              to the next RD command during continuous RD
              commands.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x18</reg_address>
        <reg_name publish_address="0x1018" publish_instance="PHY_WRAPPER">DFI_BIST_CONF5</reg_name>
        <reg_mnemonic>DFI_BIST_CONF5</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>30:21</bit_position>
            <bit_field>9:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_CTRLUPD_MIN</bit_name>
            <bit_default>00 0000 0000</bit_default>
            <bit_description>
              <paragraph>t_ctrlupd_min, DFI timing parameter.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>20:14</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_PHY_WRDATA</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>t_phy_wrdata, DFI timing parameter.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>13:7</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_PHY_RDDATA_EN</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>t_phy_rddata_en, DFI timing parameter.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>6:0</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_PHY_WRLAT</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>t_phy_wrlat, DFI timing parameter.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x1C</reg_address>
        <reg_name publish_address="0x101C" publish_instance="PHY_WRAPPER">DFI_BIST_CONF6</reg_name>
        <reg_mnemonic>DFI_BIST_CONF6</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:24</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>23:16</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RAND_DATA_SEED_71_64</bit_name>
            <bit_default>0011 0100</bit_default>
            <bit_description>
              <paragraph>Random address seed for random addressing during DES
              and NOP.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>11:0</bit_position>
            <bit_field>11:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_CTRLUPD_MAX</bit_name>
            <bit_default>0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>t_ctrlupd_max, DFI timing parameter.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x20</reg_address>
        <reg_name publish_address="0x1020" publish_instance="PHY_WRAPPER">DFI_BIST_CONF7</reg_name>
        <reg_mnemonic>DFI_BIST_CONF7</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RAND_DATA_SEED_31_0</bit_name>
            <bit_default>0001 0010 0011 0100 0101 0110 0111 1000</bit_default>
            <bit_description>
              <paragraph>Random data seed used to generate PRBS
              data.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x24</reg_address>
        <reg_name publish_address="0x1024" publish_instance="PHY_WRAPPER">DFI_BIST_CONF8</reg_name>
        <reg_mnemonic>DFI_BIST_CONF8</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RAND_DATA_SEED_63_32</bit_name>
            <bit_default>0001 0010 0011 0100 0101 0110 0111 1000</bit_default>
            <bit_description>
              <paragraph>Random data seed used to generate PRBS
              data.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x28</reg_address>
        <reg_name publish_address="0x1028" publish_instance="PHY_WRAPPER">DFI_BIST_CONF9</reg_name>
        <reg_mnemonic>DFI_BIST_CONF9</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_DQ_FLIP_BITS_31_0</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>The bits that will be flipped if data patter is 0011.
              The corresponding bit is flipped if toggled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x2C</reg_address>
        <reg_name publish_address="0x102C" publish_instance="PHY_WRAPPER">DFI_BIST_CONF10</reg_name>
        <reg_mnemonic>DFI_BIST_CONF10</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_DQ_FLIP_BITS_63_32</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>The bits that will be flipped if data patter is 0011.
              The corresponding bit is flipped if toggled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x30</reg_address>
        <reg_name publish_address="0x1030" publish_instance="PHY_WRAPPER">DFI_BIST_CONF11</reg_name>
        <reg_mnemonic>DFI_BIST_CONF11</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:8</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:0</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_DQ_FLIP_BITS_71_64</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>The bits that will be flipped if data patter is 0011.
              The corresponding bit is flipped if toggled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x34</reg_address>
        <reg_name publish_address="0x1034" publish_instance="PHY_WRAPPER">DFI_BIST_CONF12</reg_name>
        <reg_mnemonic>DFI_BIST_CONF12</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_WR_BIT_MASK_31_0</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>The bits that will be masked during WR command. The
              corresponding bit is masked if toggled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x38</reg_address>
        <reg_name publish_address="0x1038" publish_instance="PHY_WRAPPER">DFI_BIST_CONF13</reg_name>
        <reg_mnemonic>DFI_BIST_CONF13</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_WR_BIT_MASK_63_32</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>The bits that will be masked during WR command. The
              corresponding bit is masked if toggled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x3C</reg_address>
        <reg_name publish_address="0x103C" publish_instance="PHY_WRAPPER">DFI_BIST_CONF14</reg_name>
        <reg_mnemonic>DFI_BIST_CONF14</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:8</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:0</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_WR_BIT_MASK_71_64</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>The bits that will be masked during WR command. The
              corresponding bit is masked if toggled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x40</reg_address>
        <reg_name publish_address="0x1040" publish_instance="PHY_WRAPPER">DFI_BIST_CONF15</reg_name>
        <reg_mnemonic>DFI_BIST_CONF15</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RD_BIT_MASK_31_0</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>The bits that will be masked during RD command. The
              corresponding bit is not checked if toggled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x44</reg_address>
        <reg_name publish_address="0x1044" publish_instance="PHY_WRAPPER">DFI_BIST_CONF16</reg_name>
        <reg_mnemonic>DFI_BIST_CONF16</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RD_BIT_MASK_63_32</bit_name>
            <bit_default>0000 0000 0000 0000 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>The bits that will be masked during RD command. The
              corresponding bit is not checked if toggled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x48</reg_address>
        <reg_name publish_address="0x1048" publish_instance="PHY_WRAPPER">DFI_BIST_CONF17</reg_name>
        <reg_mnemonic>DFI_BIST_CONF17</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>30:29</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_BG_MASK</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>BG bus mask bit during address_test mode. 1:
	       bit is masked. 0: bit is tested </paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>28:26</bit_position>
            <bit_field>2:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_BA_MASK</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>Bank bus mask bit during address_test mode. 1:
	       bit is masked. 0: bit is tested </paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>25</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>24:8</bit_position>
            <bit_field>16:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ADDRESS_MASK</bit_name>
            <bit_default>0 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>address bus mask bit during address_test mode. 1:
	       bit is masked. 0: bit is tested </paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:0</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RD_BIT_MASK_71_64</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>The bits that will be masked during RD command. The
              corresponding bit is not checked if toggled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x4C</reg_address>
        <reg_name publish_address="0x104C" publish_instance="PHY_WRAPPER">DFI_BIST_CONF18</reg_name>
        <reg_mnemonic>DFI_BIST_CONF18</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:24</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_USER_DATA_PATTERN3</bit_name>
            <bit_default>1010 1010</bit_default>
            <bit_description>
              <paragraph>The data pattern on bit 8*k+3. 3&gt;k&gt;0,
              integer</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>23:16</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_USER_DATA_PATTERN2</bit_name>
            <bit_default>0101 0101</bit_default>
            <bit_description>
              <paragraph>The data pattern on bit 8*k+2. 3&gt;k&gt;0,
              integer</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>15:8</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_USER_DATA_PATTERN1</bit_name>
            <bit_default>1010 1010</bit_default>
            <bit_description>
              <paragraph>The data pattern on bit 8*k+1. 3&gt;k&gt;0,
              integer</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:0</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_USER_DATA_PATTERN0</bit_name>
            <bit_default>0101 0101</bit_default>
            <bit_description>
              <paragraph>The data pattern on bit 8*k+0. 3&gt;k&gt;0,
              integer</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x50</reg_address>
        <reg_name publish_address="0x1050" publish_instance="PHY_WRAPPER">DFI_BIST_CONF19</reg_name>
        <reg_mnemonic>DFI_BIST_CONF19</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:24</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_USER_DATA_PATTERN7</bit_name>
            <bit_default>1010 1010</bit_default>
            <bit_description>
              <paragraph>The data pattern on bit 8*k+7. 3&gt;k&gt;0,
              integer</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>23:16</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_USER_DATA_PATTERN6</bit_name>
            <bit_default>0101 0101</bit_default>
            <bit_description>
              <paragraph>The data pattern on bit 8*k+6. 3&gt;k&gt;0,
              integer</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>15:8</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_USER_DATA_PATTERN5</bit_name>
            <bit_default>1010 1010</bit_default>
            <bit_description>
              <paragraph>The data pattern on bit 8*k+5. 3&gt;k&gt;0,
              integer</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:0</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_USER_DATA_PATTERN4</bit_name>
            <bit_default>0101 0101</bit_default>
            <bit_description>
              <paragraph>The data pattern on bit 8*k+4. 3&gt;k&gt;0,
              integer</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x54</reg_address>
        <reg_name publish_address="0x1054" publish_instance="PHY_WRAPPER">DFI_BIST_CONF20</reg_name>
        <reg_mnemonic>DFI_BIST_CONF20</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:30</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_BG</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>The Bank Group to DFI BIST block</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>29</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>28:25</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_MAX_RANK</bit_name>
            <bit_default>1111</bit_default>
            <bit_description>
              <paragraph>The maximum rank to use during BIST
              testing</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>24:23</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_MAX_BG</bit_name>
            <bit_default>11 </bit_default>
            <bit_description>
              <paragraph>The maximum bank group to use during address
              testing</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>22:20</bit_position>
            <bit_field>2:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_MAX_BANK</bit_name>
            <bit_default>111 </bit_default>
            <bit_description>
              <paragraph>The maximum bank address to use during address
              testing</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>19:17</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16:0</bit_position>
            <bit_field>16:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_MAX_ROW_ADDR</bit_name>
            <bit_default>0x1FFFF</bit_default>
            <bit_description>
              <paragraph>The maximum row address to use during address
              testing</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x58</reg_address>
        <reg_name publish_address="0x1058" publish_instance="PHY_WRAPPER">DFI_BIST_CONF21</reg_name>
        <reg_mnemonic>DFI_BIST_CONF21</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>30:28</bit_position>
            <bit_field>2:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_BA</bit_name>
            <bit_default>000 </bit_default>
            <bit_description>
              <paragraph>The Bank Address to DFI BIST block</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>27:25</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>24:8</bit_position>
            <bit_field>16:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ROW_ADDR</bit_name>
            <bit_default>0 0000 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>The Row Address to the DFI BIST block</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:4</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_RD_ODT_DISABLE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>The maximum bank address to use during address
              testing</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_WR_ODT_DISABLE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>The user can disable the ODT testing for any lane
              specified by this bit.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x5C</reg_address>
        <reg_name publish_address="0x105C" publish_instance="PHY_WRAPPER">DFI_BIST_CONF22</reg_name>
        <reg_mnemonic>DFI_BIST_CONF22</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_SEQ_LEN</bit_name>
            <bit_default>0x00000080</bit_default>
            <bit_description>
              <paragraph>The number of bursts in the test.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x60</reg_address>
        <reg_name publish_address="0x1060" publish_instance="PHY_WRAPPER">DFI_BIST_CONF23</reg_name>
        <reg_mnemonic>DFI_BIST_CONF23</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_SPARE</bit_name>
            <bit_default>0x00000000</bit_default>
            <bit_description>
              <paragraph>spare_bis[1:0] allow one of the three modes of memory
              refresh cycle generation. When spare_input[1:0] = 00, Bist
              engine generates its own internal refreshes.</paragraph>
              <paragraph>01, BIST engine synchronizes its refresh counter to
              the refreshes by the memory controller prior to enabling of BIST
              engine. Upon enabling of BIST Engine, the internal counter that
              was synchronized to memory controller refreshes generates
              periodic refreshes.</paragraph>
              <paragraph>10 Not used.</paragraph>
              <paragraph>11 BIST engine generates delayed refreshed timed to
              memory controller refreshes. Refreshes always timed to memory
              controller refreshes.</paragraph>
              <paragraph/>
              <paragraph>spare_bit [2] allows data comparison during read only
              mode making it possible to do Write only-hold-read only test
              in which data integrity can be checked.</paragraph>
              <paragraph>Read data not compared during read only
              tests.</paragraph>
              <paragraph>Read data compared during read only
              tests.</paragraph>
              <paragraph>spare_bit [3] allows masking of alert_n signal. In
              some memory configurations, this signal could be floating.
              Masking ignores the signal during tests.</paragraph>
              <paragraph>0 "dfi_alert_n" signal is not masked.</paragraph>
              <paragraph>1 "dfi_alert_n" signal is masked.</paragraph>
              <paragraph>spare_bit [4] enable DM training mode if set,
              Otherwise in normal test mode.</paragraph>
              <paragraph>spare_bit [5] 0: The level on DQ0 is used for
              masking. 1: the level on DQ1 is used for masking.</paragraph>
              <paragraph>spare_input[6] = 1. MPR read enabled. spare_input[6]
              =0. Normal tests.</paragraph>
              <paragraph>Spare_input[7] = 1. Enable raw output alert_n_out to
              the PCBI bus. Spare_input[7]= 0. Output alert_n_out is
              masked.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x64</reg_address>
        <reg_name publish_address="0x1064" publish_instance="PHY_WRAPPER">DFI_BIST_CONF24</reg_name>
        <reg_mnemonic>DFI_BIST_CONF24</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:28</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ODT_WR_MAP_CS3</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Write Map CS3</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>27:24</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ODT_WR_MAP_CS2</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Write Map CS2</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>23:20</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ODT_WR_MAP_CS1</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Write Map CS1</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ODT_WR_MAP_CS0</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Write Map CS0</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>15:12</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ODT_RD_MAP_CS3</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Read Map CS3</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>11:8</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ODT_RD_MAP_CS2</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Read Map CS2</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:4</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ODT_RD_MAP_CS1</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Read Map CS1</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_ODT_RD_MAP_CS0</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>ODT Read Map CS0</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x68</reg_address>
        <reg_name publish_address="0x1068" publish_instance="PHY_WRAPPER">DFI_BIST_CONF25</reg_name>
        <reg_mnemonic>DFI_BIST_CONF25</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>30:24</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_WR_ODT_WIDTH</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>tWrite ODT Width</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>23</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>22:16</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_WR_ODT_DELAY</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>tWrite ODT Delay</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>14:8</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_RD_ODT_WIDTH</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>tRead ODT Width</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>6:0</bit_position>
            <bit_field>6:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_T_RD_ODT_DELAY</bit_name>
            <bit_default>000 0000</bit_default>
            <bit_description>
              <paragraph>tRead ODT Delay</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x6C</reg_address>
        <reg_name publish_address="0x106C" publish_instance="PHY_WRAPPER">DFI_BIST_STATUS_SELECT</reg_name>
        <reg_mnemonic>DFI_BIST_STATUS_SELECT</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>DFI_BIST_STATUS_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Selects the readback data on DFI_BIST_STATUS
              register</paragraph>
              <paragraph>0000: PER_BIT_ERR (31:0)</paragraph>
              <paragraph>0001:PER_BIT_ERR (63:32)</paragraph>
              <paragraph>0010:23'h000000, PER_BIT_ERR (71:64)</paragraph>
              <paragraph>0011:FAIL_EXP_DATA (31:0)</paragraph>
              <paragraph>0100:FAIL_EXP_DATA (63:32)</paragraph>
              <paragraph>0101:23'h000000, FAIL_EXP_DATA (71:64)</paragraph>
              <paragraph>0110:FAIL_ACT_DATA (31:0)</paragraph>
              <paragraph>0111:FAIL_ACT_DATA (63:32)</paragraph>
              <paragraph>1000:23'h000000, FAIL_ACT_DATA (71:64)</paragraph>
              <paragraph>1001: 8'h00, FAIL_RANK(1:0) , FAIL_BG(1:0) ,
              FAIL_BA(2:0) , FAIL_COL_ADDRESS (15:0)</paragraph>
              <paragraph>1010: 14'h0000, FAIL_ROW_ADDRESS (17:0)</paragraph>
              <paragraph>Others: 14'h0000, FAIL_ROW_ADDRESS (17:0)</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x70</reg_address>
        <reg_name publish_address="0x1070" publish_instance="PHY_WRAPPER">DFI_BIST_STATUS</reg_name>
        <reg_mnemonic>DFI_BIST_STATUS</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31:0</bit_position>
            <bit_field>31:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>DFI_BIST_STATUS_READ_DATA</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description>
              <paragraph>DFI BIST Status readback data. See
              DFI_BIST_STATUS_SEL.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x74</reg_address>
        <reg_name publish_address="0x1074" publish_instance="PHY_WRAPPER">DFI_BIST_OUT</reg_name>
        <reg_mnemonic>DFI_BIST_OUT</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:22</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>21</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DFI_BIST_EN_OFF</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>indicates the status of the release of "bist_en"
              (1=control transferred to memory controller, 0=control not
              transferred yet). after a test is completed and "bist_en" is
              turned off. Bus control over to memory may be delayed if refresh
              remains to be completed.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>20</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DFI_BIST_MASKED_ALERT_N</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Indicates masked level of "dfi_alert_n"</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DFI_BIST_ALERT_N</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Indicates the raw level of "dfi_alert_n".</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DFI_BIST_MASKED_PARITY_ERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Indicates the status of masked parity error (1=parity
              error detected on masked dfi_alert_n).</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DFI_BIST_PARITY_ERR</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Indicates a parity error is detected or reported on
              Alert_n</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>DFI_BIST_TEST_DONE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Toggled as soon as the test is done.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:8</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:0</bit_position>
            <bit_field>7:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>DFI_BIST_NUM_WORD_ERRORS</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>The number of word errors during the normal
              test.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x78</reg_address>
        <reg_name publish_address="0x1078" publish_instance="PHY_WRAPPER">MTSB_GLOBAL_CONFIG</reg_name>
        <reg_mnemonic>MTSB_GLOBAL_CONFIG</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:2</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX XXXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1</bit_position>
            <bit_field>0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>SS_SOFT_RESET</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Sowtware reset for the DDR MTSB</paragraph>
              <paragraph>0: No reset</paragraph>
              <paragraph>1: All MTSB logic held in reset, except PCBI
              Interface registers.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>0</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X </bit_default>
            <bit_description/>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x7C</reg_address>
        <reg_name publish_address="0x107C" publish_instance="PHY_WRAPPER">PAD_RAM_RST_N_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_RAM_RST_N_CTRL_STATUS</reg_mnemonic>
        <reg_description/>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:17</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_RAM_RST_N_DT</bit_name>
            <bit_default>X </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad RAM_RST_N for software to
              read back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:3</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_RAM_RST_N_DJ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad RAM_RST_N.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_RAM_RST_N_OE</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad RAM_RST_N, only
              effective when RAM_RST_N_SEL is set and RAM_RST_N_SEL is in
              effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_RAM_RST_N_SEL</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad RAM_RST_N will
              be controlled by the register bits RAM_RST_N_OE and
              RAM_RST_N_DJ. This is effective when the PHY is in functional
              mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x80</reg_address>
        <reg_name publish_address="0x1080" publish_instance="PHY_WRAPPER">PAD_PAR_OUT_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_PAR_OUT_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:17</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_PAR_OUT_DT</bit_name>
            <bit_default>X </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad PAR_OUT for software to
              read back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:3</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_PAR_OUT_DJ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad PAR_OUT.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_PAR_OUT_OE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad PAR_OUT, only
              effective when PAR_OUT_SEL is set and PAR_OUT_SEL is in
              effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_PAR_OUT_SEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad PAR_OUT will be
              controlled by the register bits PAR_OUT_OE and PAR_OUT_DJ. This
              is effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x84</reg_address>
        <reg_name publish_address="0x1084" publish_instance="PHY_WRAPPER">PAD_ACT_N_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_ACT_N_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:17</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_ACT_N_DT</bit_name>
            <bit_default>X </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad ACT_N for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:3</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ACT_N_DJ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad ACT_N.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ACT_N_OE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad ACT_N, only
              effective when ACT_N_SEL is set and ACT_N_SEL is in
              effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ACT_N_SEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad ACT_N will be
              controlled by the register bits ACT_N_OE and ACT_N_DJ. This is
              effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x88</reg_address>
        <reg_name publish_address="0x1088" publish_instance="PHY_WRAPPER">PAD_ALERT_N_STATUS</reg_name>
        <reg_mnemonic>PAD_ALERT_N_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:17</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_ALERT_N_DT</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad ALERT_N for software to
              read back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:3</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>2</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ALERT_N_DJ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad ALERT_N.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ALERT_N_OE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad ALERT_N, only
              effective when ALERT_N_SEL is set and PAR_OUT_SEL is in
              effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>0</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ALERT_N_SEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad ALERT_N will be
              controlled by the register bits PAR_OUT_OE and ALERT_N_DJ. This
              is effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x8C</reg_address>
        <reg_name publish_address="0x108C" publish_instance="PHY_WRAPPER">PAD_CK_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_CK_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_CK_DT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad CK for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>11:8</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CK_DJ</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad CK.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:4</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CK_OE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad CK, only effective
              when PAD_CK_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CK_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad CK will be
              controlled by the register bits PAD_CK_OE and PAD_CK_DJ. This is
              effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x90</reg_address>
        <reg_name publish_address="0x1090" publish_instance="PHY_WRAPPER">PAD_CK_N_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_CK_N_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_CK_N_DT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad CK_N for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>11:8</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CK_N_DJ</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad CK_N.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:4</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CK_N_OE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad CK_N, only
              effective when PAD_CK_N_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CK_N_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad CK_N will be
              controlled by the register bits PAD_CK_N_OE and PAD_CK_N_DJ.
              This is effective when the PHY is in functional
              mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x94</reg_address>
        <reg_name publish_address="0x1094" publish_instance="PHY_WRAPPER">PAD_CKE_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_CKE_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_CKE_DT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad CKE for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>11:8</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CKE_DJ</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad CKE.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:4</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CKE_OE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad CKE, only effective
              when PAD_CKE_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CKE_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad CKE will be
              controlled by the register bits PAD_CKE_OE and PAD_CKE_DJ. This
              is effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x98</reg_address>
        <reg_name publish_address="0x1098" publish_instance="PHY_WRAPPER">PAD_CSB_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_CSB_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_CSB_DT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad CSB for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>11:8</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CSB_DJ</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad CSB.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:4</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CSB_OE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad CSB, only effective
              when PAD_CSB_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CSB_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad CSB will be
              controlled by the register bits PAD_CSB_OE and PAD_CSB_DJ. This
              is effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0x9C</reg_address>
        <reg_name publish_address="0x109C" publish_instance="PHY_WRAPPER">PAD_ODT_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_ODT_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_ODT_DT</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad ODT for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:12</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>11:8</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ODT_DJ</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad ODT.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>7:4</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ODT_OE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad ODT, only effective
              when PAD_ODT_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ODT_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad ODT will be
              controlled by the register bits PAD_ODT_OE and PAD_ODT_DJ. This
              is effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA0</reg_address>
        <reg_name publish_address="0x10A0" publish_instance="PHY_WRAPPER">PAD_BG_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_BG_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:18</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>17:16</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_BG_DT</bit_name>
            <bit_default>XX </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad BG for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:10</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>9:8</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_BG_DJ</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad BG.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>5:4</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_BG_OE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad BG, only effective
              when PAD_BG_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1:0</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_BG_SEL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad BG will be
              controlled by the register bits PAD_BG_OE and PAD_BG_DJ. This is
              effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA4</reg_address>
        <reg_name publish_address="0x10A4" publish_instance="PHY_WRAPPER">PAD_BA_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_BA_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:18</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>17:16</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_BA_DT</bit_name>
            <bit_default>XX </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad BA for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:10</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>9:8</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_BA_DJ</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad BA.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>5:4</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_BA_OE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad BA, only effective
              when PAD_BA_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1:0</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_BA_SEL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad BA will be
              controlled by the register bits PAD_BA_OE and PAD_BA_DJ. This is
              effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xA8</reg_address>
        <reg_name publish_address="0x10A8" publish_instance="PHY_WRAPPER">PAD_ADDR_CMD_SEL_CTRL</reg_name>
        <reg_mnemonic>PAD_ADDR_CMD_SEL_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:19</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_WEB_SEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad PAD_WEB_SEL
              will be controlled by the register bits PAD_WEB_OE and
              PAD_WEB_DJ. This is effective when the PHY is in functional
              mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CASB_SEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad PAD_CASB_SEL
              will be controlled by the register bits PAD_CASB_OE and
              PAD_CASB_DJ. This is effective when the PHY is in functional
              mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_RASB_SEL</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad PAD_RASB_SEL
              will be controlled by the register bits PAD_RASB_OE and
              PAD_RASB_DJ. This is effective when the PHY is in functional
              mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>13:0</bit_position>
            <bit_field>13:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ADDR_SEL</bit_name>
            <bit_default>00 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad ADDR will be
              controlled by the register bits PAD_ADDR_OE and PAD_ADDR_DJ.
              This is effective when the PHY is in functional
              mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xAC</reg_address>
        <reg_name publish_address="0x10AC" publish_instance="PHY_WRAPPER">PAD_ADDR_CMD_OE_CTRL</reg_name>
        <reg_mnemonic>PAD_ADDR_CMD_OE_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:19</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_WEB_OE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad WEB, only effective
              when PAD_WEB_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CASB_OE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad CASB, only
              effective when PAD_CASB_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_RASB_OE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad RASB, only
              effective when PAD_RASB_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>13:0</bit_position>
            <bit_field>13:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ADDR_OE</bit_name>
            <bit_default>00 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad ADDR, only
              effective when PAD_ADDR_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xB0</reg_address>
        <reg_name publish_address="0x10B0" publish_instance="PHY_WRAPPER">PAD_ADDR_CMD_DJ_CTRL</reg_name>
        <reg_mnemonic>PAD_ADDR_CMD_DJ_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:19</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>18</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_WEB_DJ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad WEB.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>17</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_CASB_DJ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad CASB.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_RASB_DJ</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad RASB.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>13:0</bit_position>
            <bit_field>13:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_ADDR_DJ</bit_name>
            <bit_default>00 0000 0000 0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad ADDR.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xB4</reg_address>
        <reg_name publish_address="0x10B4" publish_instance="PHY_WRAPPER">PAD_ADDR_DT_CTRL</reg_name>
        <reg_mnemonic>PAD_ADDR_DT_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:19</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>X XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>18</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_WEB_DT</bit_name>
            <bit_default>X </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad WEB for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>17</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_CASB_DT</bit_name>
            <bit_default>X </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad CASB for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>16</bit_position>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_RASB_DT</bit_name>
            <bit_default>X </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad RASB for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:14</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>13:0</bit_position>
            <bit_field>13:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_ADDR_DT</bit_name>
            <bit_default>XX XXXX XXXX XXXX</bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad ADDR for software to read
              back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xB8</reg_address>
        <reg_name publish_address="0x10B8" publish_instance="PHY_WRAPPER">PAD_DQS_SEL_CTRL</reg_name>
        <reg_mnemonic>PAD_DQS_SEL_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQS_N_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad DQS_N will be
              controlled by the register bits PAD_DQS_N_OE and PAD_DQS_N_DJ.
              This is effective when the PHY is in functional
              mode.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQS_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad DQS will be
              controlled by the register bits PAD_DQS_OE and PAD_DQS_DJ. This
              is effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="reserve">
        <reg_address>0xBC</reg_address>
        <reg_name publish_address="0x10BC" publish_instance="PHY_WRAPPER">PAD_DM_SEL_CTRL</reg_name>
        <reg_mnemonic>PAD_DM_SEL_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="reserve">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DM_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad DQS will be
              controlled by the register bits PAD_DM_OE and PAD_DM_DJ.
              This is effective when the PHY is in functional
              mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xC0</reg_address>
        <reg_name publish_address="0x10C0" publish_instance="PHY_WRAPPER">PAD_DQS_OE_CTRL</reg_name>
        <reg_mnemonic>PAD_DQS_OE_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQS_N_OE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad DQS_N, only
              effective when PAD_DQS_N_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQS_OE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad DQS, only effective
              when PAD_DQS_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="reserve">
        <reg_address>0xC4</reg_address>
        <reg_name publish_address="0x10C4" publish_instance="PHY_WRAPPER">PAD_DM_OE_CTRL</reg_name>
        <reg_mnemonic>PAD_DM_OE_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="reserve">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DM_OE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad DM, only
              effective when PAD_DM_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xC8</reg_address>
        <reg_name publish_address="0x10C8" publish_instance="PHY_WRAPPER">PAD_DQS_DJ_CTRL</reg_name>
        <reg_mnemonic>PAD_DQS_DJ_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQS_N_DJ</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad DQS_N.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQS_DJ</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad DQS.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="reserve">
        <reg_address>0xCC</reg_address>
        <reg_name publish_address="0x10CC" publish_instance="PHY_WRAPPER">PAD_DM_DJ_CTRL</reg_name>
        <reg_mnemonic>PAD_DM_DJ_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="reserve">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DM_DJ</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad DM.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xD0</reg_address>
        <reg_name publish_address="0x10D0" publish_instance="PHY_WRAPPER">PAD_DQS_DT_STATUS</reg_name>
        <reg_mnemonic>PAD_DQS_DT_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging in DDR4, not used for
          DDR3/2.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_DQS_N_DT</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad DQS_N.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_DQS_DT</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad DQS.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="reserve">
        <reg_address>0xD4</reg_address>
        <reg_name publish_address="0x10D4" publish_instance="PHY_WRAPPER">PAD_DM_DT_STATUS</reg_name>
        <reg_mnemonic>PAD_DM_DT_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging in DDR4, not used for
          DDR3/2.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="reserve">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_DM_DT</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad DM.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xD8</reg_address>
        <reg_name publish_address="0x10D8" publish_instance="PHY_WRAPPER">PAD_DQS_DISE_CTRL</reg_name>
        <reg_mnemonic>PAD_DQS_DISE_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging in DDR4, not used for
          DDR3/2.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit status="show">
            <bit_position>31</bit_position>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQS_DISE_EN</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When set as 1, the DISE status is captured. Otherwise
              DISE read out is alway 0.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>30:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_DQS_N_DISE</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description>
              <paragraph>Indicates DISE status for pad DQS_N.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_DQS_DISE</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description>
              <paragraph>Indicates DISE status for pad DQS.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xDC</reg_address>
        <reg_name publish_address="0x10DC" publish_instance="PHY_WRAPPER">PAD_DQSG_SEL_OE_CTRL</reg_name>
        <reg_mnemonic>PAD_DQSG_SEL_OE_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging for D4M IO .</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:20</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>19:16</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQSG_OE</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad DQSG, only
              effective when PAD_DQSG_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQSG_SEL</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad DQSG will be
              controlled by the register bits PAD_DQSG_OE and PAD_DQSG_DJ.
              This is effective when the PHY is in functional
              mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xE0</reg_address>
        <reg_name publish_address="0x10E0" publish_instance="PHY_WRAPPER">PAD_DQSG_DJ_CTRL</reg_name>
        <reg_mnemonic>PAD_DQSG_DJ_CTRL</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging for D4M IO .</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DQSG_DJ</bit_name>
            <bit_default>0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad DQSG .</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xE4</reg_address>
        <reg_name publish_address="0x10E4" publish_instance="PHY_WRAPPER">PAD_DQSG_DT_STATUS</reg_name>
        <reg_mnemonic>PAD_DQSG_DT_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging for D4M IO .</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:4</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>3:0</bit_position>
            <bit_field>3:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_DQSG_DT</bit_name>
            <bit_default>XXXX</bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad PAD_DQSG for software to
              read back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <!--Do no edit the reg_address value. It is generated automatically by the gen_reg_addr script -->
        <reg_address offset_N="0x4" range_N="3">0xE8</reg_address>
        <reg_name publish_address="0x10E8 + 4*N(N=0:3)" publish_instance="PHY_WRAPPER">PAD DQ 0 to 3  BYTE CONTROL AND STATUS(PADDQCS)</reg_name>
        <reg_mnemonic>PAD_DQ_0_TO_3_BYTE_CTRL_STATU</reg_mnemonic>
        <reg_description>
          <paragraph>The following shows the address map:</paragraph>
          <paragraph>0x10ec PADDQCS0</paragraph>
          <paragraph>0x10f0 PADDQCS1</paragraph>
          <paragraph>0x10f4 PADDQCS2</paragraph>
          <paragraph>0x10f8 PADDQCS3</paragraph>
          <paragraph>0x10fc PADDQCS4</paragraph>
          <paragraph>0x1100 PADDQCS5</paragraph>
          <paragraph>0x1104 PADDQCS6</paragraph>
          <paragraph>0x1108 PADDQCS7</paragraph>
          <paragraph>0x110c PADDQCS7</paragraph>
        </reg_description>
        <reg_bits>
          <reg_bit status="show">
            <!--A config bit is a read/write direct (RW) bit.-->
            <bit_position>31:24</bit_position>
            <bit_field>7:0</bit_field>
            <!-- Delete the bit_field tag if there is no defined bus that spans multiple registers-->
            <bit_type action="status" side_effect="none">R</bit_type>
            <bit_name>PAD_DQ_DT</bit_name>
            <bit_default>XXXX XXXX</bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad PAD DQ for software to
              read back the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <!--A config bit is a read/write direct (RW) bit.-->
            <bit_position>23:16</bit_position>
            <bit_field>7:0</bit_field>
            <!-- Delete the bit_field tag if there is no defined bus that spans multiple registers-->
            <bit_type action="config" side_effect="none">R/W</bit_type>
            <bit_name>PAD_DQ_DJ</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Driving out data for pad DQ .</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <!--A config bit is a read/write direct (RW) bit.-->
            <bit_position>15:8</bit_position>
            <bit_field>7:0</bit_field>
            <!-- Delete the bit_field tag if there is no defined bus that spans multiple registers-->
            <bit_type action="config" side_effect="none">R/W</bit_type>
            <bit_name>PAD_DQ_OE</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad DQ, only effective
              when PAD_DQ_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <!--A config bit is a read/write direct (RW) bit.-->
            <bit_position>7:0</bit_position>
            <bit_field>7:0</bit_field>
            <!-- Delete the bit_field tag if there is no defined bus that spans multiple registers-->
            <bit_type action="config" side_effect="none">R/W</bit_type>
            <bit_name>PAD_DQ_SEL</bit_name>
            <bit_default>0000 0000</bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad DQ will be
              controlled by the register bits PAD_DQ_OE and PAD_DQ_DJ. This is
              effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xF8</reg_address>
        <reg_name publish_address="0x10F8" publish_instance="PHY_WRAPPER">PHY72 DECERR Enable Register</reg_name>
        <reg_mnemonic>PHY72_DECERR_EN_REG</reg_mnemonic>
        <reg_description/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:5</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XXX XXXX XXXX XXXX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>4</bit_position>
            <bit_type action="config" side_effect="none">R/W</bit_type>
            <bit_name>DFI_ALERT_N_MASK</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>This bit is ORed with the alert_n signal sent to
              Controller from PHY.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1</bit_position>
            <bit_type action="config" side_effect="none">R/W</bit_type>
            <bit_name>CTL_IDLE_DISABLE</bit_name>
            <bit_default>0 </bit_default>
            <bit_description>
              <paragraph>When set as 1, the path from controller_busy signal
              to PHY is ingored. This is for debugging propose.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>0</bit_position>
            <bit_type action="decerr_en" side_effect="none">R/W</bit_type>
            <bit_name>DECERR_EN</bit_name>
            <bit_default>1 </bit_default>
            <bit_description>
              <paragraph>When set to logic:</paragraph>
              <paragraph>1: DECERR response will be enabled.</paragraph>
              <paragraph>0: DECERR response will be disabled.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
      <register status="show">
        <reg_address>0xFC</reg_address>
        <reg_name publish_address="0x10FC" publish_instance="PHY_WRAPPER">PAD_DTO_CTRL_STATUS</reg_name>
        <reg_mnemonic>PAD_DTO_CTRL_STATUS</reg_mnemonic>
        <reg_description>
          <paragraph>Used only for debugging.</paragraph>
        </reg_description>
        <read_action type="none"/>
        <write_action type="none"/>
        <reg_bits>
          <reg_bit>
            <bit_position>31:18</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX XXXX XXXX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>17:16</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="status">R</bit_type>
            <bit_name>PAD_DTO_DT</bit_name>
            <bit_default>XX </bit_default>
            <bit_description>
              <paragraph>Connected to DT pin of pad DTO for software to read
              badto the PAD status.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>15:10</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX XXXX</bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>9:8</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DTO_DJ</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Driving out data for pad DTO.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>7:6</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>5:4</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DTO_OE</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>Active high output enable for pad DTO, only effective
              when PAD_DTO_SEL is in effect.</paragraph>
            </bit_description>
          </reg_bit>
          <reg_bit>
            <bit_position>3:2</bit_position>
            <bit_type action="undefined">-</bit_type>
            <bit_name>UNUSED</bit_name>
            <bit_default>XX </bit_default>
            <bit_description/>
          </reg_bit>
          <reg_bit status="show">
            <bit_position>1:0</bit_position>
            <bit_field>1:0</bit_field>
            <bit_type action="config">R/W</bit_type>
            <bit_name>PAD_DTO_SEL</bit_name>
            <bit_default>00 </bit_default>
            <bit_description>
              <paragraph>When set to 1, the logic level at pad DTO will be
              controlled by the register bits PAD_DTO_OE and PAD_DTO_DJ. This is
              effective when the PHY is in functional mode.</paragraph>
            </bit_description>
          </reg_bit>
        </reg_bits>
      </register>
    </registers>
  </block>
</block>
</reg_doc>
