

================================================================
== Vitis HLS Report for 'cnn_lenet_Pipeline_calculateLayer4_loop'
================================================================
* Date:           Thu Jan 30 14:34:21 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2691|     2691|  53.820 us|  53.820 us|  2691|  2691|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer4_loop  |     2689|     2689|       116|         26|         26|   100|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 116


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 116
* Pipeline : 1
  Pipeline-0 : II = 26, D = 116, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.94>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 119 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_lenet.cpp:28]   --->   Operation 120 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln70_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln70"   --->   Operation 121 'read' 'sext_ln70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln70_cast = sext i62 %sext_ln70_read"   --->   Operation 122 'sext' 'sext_ln70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Weights_CPU, void @empty_9, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 0, i7 %i" [cnn_lenet.cpp:28]   --->   Operation 126 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %col_loop2"   --->   Operation 128 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [cnn_lenet.cpp:70]   --->   Operation 129 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.87ns)   --->   "%icmp_ln70 = icmp_eq  i7 %i_1, i7 100" [cnn_lenet.cpp:70]   --->   Operation 131 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (1.87ns)   --->   "%add_ln70 = add i7 %i_1, i7 1" [cnn_lenet.cpp:70]   --->   Operation 132 'add' 'add_ln70' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %col_loop2.split, void %for.end252.exitStub" [cnn_lenet.cpp:70]   --->   Operation 133 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%phi_mul_load = load i17 %phi_mul"   --->   Operation 134 'load' 'phi_mul_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1225" [cnn_lenet.cpp:76]   --->   Operation 135 'getelementptr' 'Layer3_Neurons_CPU_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_1 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1226" [cnn_lenet.cpp:76]   --->   Operation 136 'getelementptr' 'Layer3_Neurons_CPU_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.10ns)   --->   "%next_mul = add i17 %phi_mul_load, i17 1251"   --->   Operation 137 'add' 'next_mul' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_cast223 = zext i17 %phi_mul_load"   --->   Operation 138 'zext' 'p_cast223' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %p_cast223"   --->   Operation 139 'getelementptr' 'Layer3_Weights_CPU_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load = load i17 %Layer3_Weights_CPU_addr"   --->   Operation 140 'load' 'Layer3_Weights_CPU_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_1 : Operation 141 [1/1] (2.10ns)   --->   "%add_ln76 = add i17 %phi_mul_load, i17 1226" [cnn_lenet.cpp:76]   --->   Operation 141 'add' 'add_ln76' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i17 %add_ln76" [cnn_lenet.cpp:76]   --->   Operation 142 'zext' 'zext_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_1 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76" [cnn_lenet.cpp:76]   --->   Operation 143 'getelementptr' 'Layer3_Weights_CPU_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_1 = load i17 %Layer3_Weights_CPU_addr_1" [cnn_lenet.cpp:76]   --->   Operation 144 'load' 'Layer3_Weights_CPU_load_1' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_1 : Operation 145 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load = load i11 %Layer3_Neurons_CPU_addr" [cnn_lenet.cpp:76]   --->   Operation 145 'load' 'Layer3_Neurons_CPU_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_1 : Operation 146 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_1 = load i11 %Layer3_Neurons_CPU_addr_1" [cnn_lenet.cpp:76]   --->   Operation 146 'load' 'Layer3_Neurons_CPU_load_1' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_1 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 %add_ln70, i7 %i" [cnn_lenet.cpp:28]   --->   Operation 147 'store' 'store_ln28' <Predicate = (!icmp_ln70)> <Delay = 1.58>
ST_1 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %next_mul, i17 %phi_mul"   --->   Operation 148 'store' 'store_ln0' <Predicate = (!icmp_ln70)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_2 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1227" [cnn_lenet.cpp:76]   --->   Operation 149 'getelementptr' 'Layer3_Neurons_CPU_addr_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_3 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1228" [cnn_lenet.cpp:76]   --->   Operation 150 'getelementptr' 'Layer3_Neurons_CPU_addr_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 151 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load = load i17 %Layer3_Weights_CPU_addr"   --->   Operation 151 'load' 'Layer3_Weights_CPU_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_2 : Operation 152 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_1 = load i17 %Layer3_Weights_CPU_addr_1" [cnn_lenet.cpp:76]   --->   Operation 152 'load' 'Layer3_Weights_CPU_load_1' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_2 : Operation 153 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load = load i11 %Layer3_Neurons_CPU_addr" [cnn_lenet.cpp:76]   --->   Operation 153 'load' 'Layer3_Neurons_CPU_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_2 : Operation 154 [1/1] (2.10ns)   --->   "%add_ln76_1 = add i17 %phi_mul_load, i17 1227" [cnn_lenet.cpp:76]   --->   Operation 154 'add' 'add_ln76_1' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i17 %add_ln76_1" [cnn_lenet.cpp:76]   --->   Operation 155 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_2 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_1" [cnn_lenet.cpp:76]   --->   Operation 156 'getelementptr' 'Layer3_Weights_CPU_addr_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_2 = load i17 %Layer3_Weights_CPU_addr_2" [cnn_lenet.cpp:76]   --->   Operation 157 'load' 'Layer3_Weights_CPU_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_2 : Operation 158 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_1 = load i11 %Layer3_Neurons_CPU_addr_1" [cnn_lenet.cpp:76]   --->   Operation 158 'load' 'Layer3_Neurons_CPU_load_1' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_2 : Operation 159 [1/1] (2.10ns)   --->   "%add_ln76_2 = add i17 %phi_mul_load, i17 1228" [cnn_lenet.cpp:76]   --->   Operation 159 'add' 'add_ln76_2' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i17 %add_ln76_2" [cnn_lenet.cpp:76]   --->   Operation 160 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_3 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_2" [cnn_lenet.cpp:76]   --->   Operation 161 'getelementptr' 'Layer3_Weights_CPU_addr_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_3 = load i17 %Layer3_Weights_CPU_addr_3" [cnn_lenet.cpp:76]   --->   Operation 162 'load' 'Layer3_Weights_CPU_load_3' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_2 : Operation 163 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_2 = load i11 %Layer3_Neurons_CPU_addr_2" [cnn_lenet.cpp:76]   --->   Operation 163 'load' 'Layer3_Neurons_CPU_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_2 : Operation 164 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_3 = load i11 %Layer3_Neurons_CPU_addr_3" [cnn_lenet.cpp:76]   --->   Operation 164 'load' 'Layer3_Neurons_CPU_load_3' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_4 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1229" [cnn_lenet.cpp:76]   --->   Operation 165 'getelementptr' 'Layer3_Neurons_CPU_addr_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_5 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1230" [cnn_lenet.cpp:76]   --->   Operation 166 'getelementptr' 'Layer3_Neurons_CPU_addr_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %Layer3_Weights_CPU_load_1" [cnn_lenet.cpp:76]   --->   Operation 167 'bitcast' 'bitcast_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %Layer3_Neurons_CPU_load" [cnn_lenet.cpp:76]   --->   Operation 168 'bitcast' 'bitcast_ln76_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (12.3ns)   --->   "%mul236_s = fmul i32 %bitcast_ln76, i32 %bitcast_ln76_1" [cnn_lenet.cpp:76]   --->   Operation 169 'fmul' 'mul236_s' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_2 = load i17 %Layer3_Weights_CPU_addr_2" [cnn_lenet.cpp:76]   --->   Operation 170 'load' 'Layer3_Weights_CPU_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_3 : Operation 171 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_3 = load i17 %Layer3_Weights_CPU_addr_3" [cnn_lenet.cpp:76]   --->   Operation 171 'load' 'Layer3_Weights_CPU_load_3' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_3 : Operation 172 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_2 = load i11 %Layer3_Neurons_CPU_addr_2" [cnn_lenet.cpp:76]   --->   Operation 172 'load' 'Layer3_Neurons_CPU_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_3 : Operation 173 [1/1] (2.10ns)   --->   "%add_ln76_3 = add i17 %phi_mul_load, i17 1229" [cnn_lenet.cpp:76]   --->   Operation 173 'add' 'add_ln76_3' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i17 %add_ln76_3" [cnn_lenet.cpp:76]   --->   Operation 174 'zext' 'zext_ln76_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_4 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_3" [cnn_lenet.cpp:76]   --->   Operation 175 'getelementptr' 'Layer3_Weights_CPU_addr_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_4 = load i17 %Layer3_Weights_CPU_addr_4" [cnn_lenet.cpp:76]   --->   Operation 176 'load' 'Layer3_Weights_CPU_load_4' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_3 : Operation 177 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_3 = load i11 %Layer3_Neurons_CPU_addr_3" [cnn_lenet.cpp:76]   --->   Operation 177 'load' 'Layer3_Neurons_CPU_load_3' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_3 : Operation 178 [1/1] (2.10ns)   --->   "%add_ln76_4 = add i17 %phi_mul_load, i17 1230" [cnn_lenet.cpp:76]   --->   Operation 178 'add' 'add_ln76_4' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i17 %add_ln76_4" [cnn_lenet.cpp:76]   --->   Operation 179 'zext' 'zext_ln76_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_5 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_4" [cnn_lenet.cpp:76]   --->   Operation 180 'getelementptr' 'Layer3_Weights_CPU_addr_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 181 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_5 = load i17 %Layer3_Weights_CPU_addr_5" [cnn_lenet.cpp:76]   --->   Operation 181 'load' 'Layer3_Weights_CPU_load_5' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_3 : Operation 182 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_4 = load i11 %Layer3_Neurons_CPU_addr_4" [cnn_lenet.cpp:76]   --->   Operation 182 'load' 'Layer3_Neurons_CPU_load_4' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_3 : Operation 183 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_5 = load i11 %Layer3_Neurons_CPU_addr_5" [cnn_lenet.cpp:76]   --->   Operation 183 'load' 'Layer3_Neurons_CPU_load_5' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_6 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1231" [cnn_lenet.cpp:76]   --->   Operation 184 'getelementptr' 'Layer3_Neurons_CPU_addr_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_7 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1232" [cnn_lenet.cpp:76]   --->   Operation 185 'getelementptr' 'Layer3_Neurons_CPU_addr_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 186 [1/2] (12.3ns)   --->   "%mul236_s = fmul i32 %bitcast_ln76, i32 %bitcast_ln76_1" [cnn_lenet.cpp:76]   --->   Operation 186 'fmul' 'mul236_s' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln76_2 = bitcast i32 %Layer3_Weights_CPU_load_2" [cnn_lenet.cpp:76]   --->   Operation 187 'bitcast' 'bitcast_ln76_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln76_3 = bitcast i32 %Layer3_Neurons_CPU_load_1" [cnn_lenet.cpp:76]   --->   Operation 188 'bitcast' 'bitcast_ln76_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 189 [2/2] (12.3ns)   --->   "%mul236_49_s = fmul i32 %bitcast_ln76_2, i32 %bitcast_ln76_3" [cnn_lenet.cpp:76]   --->   Operation 189 'fmul' 'mul236_49_s' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_4 = load i17 %Layer3_Weights_CPU_addr_4" [cnn_lenet.cpp:76]   --->   Operation 190 'load' 'Layer3_Weights_CPU_load_4' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_4 : Operation 191 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_5 = load i17 %Layer3_Weights_CPU_addr_5" [cnn_lenet.cpp:76]   --->   Operation 191 'load' 'Layer3_Weights_CPU_load_5' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_4 : Operation 192 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_4 = load i11 %Layer3_Neurons_CPU_addr_4" [cnn_lenet.cpp:76]   --->   Operation 192 'load' 'Layer3_Neurons_CPU_load_4' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_4 : Operation 193 [1/1] (2.10ns)   --->   "%add_ln76_5 = add i17 %phi_mul_load, i17 1231" [cnn_lenet.cpp:76]   --->   Operation 193 'add' 'add_ln76_5' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i17 %add_ln76_5" [cnn_lenet.cpp:76]   --->   Operation 194 'zext' 'zext_ln76_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_6 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_5" [cnn_lenet.cpp:76]   --->   Operation 195 'getelementptr' 'Layer3_Weights_CPU_addr_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 196 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_6 = load i17 %Layer3_Weights_CPU_addr_6" [cnn_lenet.cpp:76]   --->   Operation 196 'load' 'Layer3_Weights_CPU_load_6' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_4 : Operation 197 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_5 = load i11 %Layer3_Neurons_CPU_addr_5" [cnn_lenet.cpp:76]   --->   Operation 197 'load' 'Layer3_Neurons_CPU_load_5' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_4 : Operation 198 [1/1] (2.10ns)   --->   "%add_ln76_6 = add i17 %phi_mul_load, i17 1232" [cnn_lenet.cpp:76]   --->   Operation 198 'add' 'add_ln76_6' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln76_6 = zext i17 %add_ln76_6" [cnn_lenet.cpp:76]   --->   Operation 199 'zext' 'zext_ln76_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_7 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_6" [cnn_lenet.cpp:76]   --->   Operation 200 'getelementptr' 'Layer3_Weights_CPU_addr_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 201 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_7 = load i17 %Layer3_Weights_CPU_addr_7" [cnn_lenet.cpp:76]   --->   Operation 201 'load' 'Layer3_Weights_CPU_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_4 : Operation 202 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_6 = load i11 %Layer3_Neurons_CPU_addr_6" [cnn_lenet.cpp:76]   --->   Operation 202 'load' 'Layer3_Neurons_CPU_load_6' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_4 : Operation 203 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_7 = load i11 %Layer3_Neurons_CPU_addr_7" [cnn_lenet.cpp:76]   --->   Operation 203 'load' 'Layer3_Neurons_CPU_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_8 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1233" [cnn_lenet.cpp:76]   --->   Operation 204 'getelementptr' 'Layer3_Neurons_CPU_addr_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_9 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1234" [cnn_lenet.cpp:76]   --->   Operation 205 'getelementptr' 'Layer3_Neurons_CPU_addr_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%somme = bitcast i32 %Layer3_Weights_CPU_load"   --->   Operation 206 'bitcast' 'somme' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 207 [4/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul236_s" [cnn_lenet.cpp:76]   --->   Operation 207 'fadd' 'somme_1' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/2] (12.3ns)   --->   "%mul236_49_s = fmul i32 %bitcast_ln76_2, i32 %bitcast_ln76_3" [cnn_lenet.cpp:76]   --->   Operation 208 'fmul' 'mul236_49_s' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln76_4 = bitcast i32 %Layer3_Weights_CPU_load_3" [cnn_lenet.cpp:76]   --->   Operation 209 'bitcast' 'bitcast_ln76_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln76_5 = bitcast i32 %Layer3_Neurons_CPU_load_2" [cnn_lenet.cpp:76]   --->   Operation 210 'bitcast' 'bitcast_ln76_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 211 [2/2] (12.3ns)   --->   "%mul236_49_5 = fmul i32 %bitcast_ln76_4, i32 %bitcast_ln76_5" [cnn_lenet.cpp:76]   --->   Operation 211 'fmul' 'mul236_49_5' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_6 = load i17 %Layer3_Weights_CPU_addr_6" [cnn_lenet.cpp:76]   --->   Operation 212 'load' 'Layer3_Weights_CPU_load_6' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_5 : Operation 213 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_7 = load i17 %Layer3_Weights_CPU_addr_7" [cnn_lenet.cpp:76]   --->   Operation 213 'load' 'Layer3_Weights_CPU_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_5 : Operation 214 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_6 = load i11 %Layer3_Neurons_CPU_addr_6" [cnn_lenet.cpp:76]   --->   Operation 214 'load' 'Layer3_Neurons_CPU_load_6' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_5 : Operation 215 [1/1] (2.10ns)   --->   "%add_ln76_7 = add i17 %phi_mul_load, i17 1233" [cnn_lenet.cpp:76]   --->   Operation 215 'add' 'add_ln76_7' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln76_7 = zext i17 %add_ln76_7" [cnn_lenet.cpp:76]   --->   Operation 216 'zext' 'zext_ln76_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_8 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_7" [cnn_lenet.cpp:76]   --->   Operation 217 'getelementptr' 'Layer3_Weights_CPU_addr_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 218 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_8 = load i17 %Layer3_Weights_CPU_addr_8" [cnn_lenet.cpp:76]   --->   Operation 218 'load' 'Layer3_Weights_CPU_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_5 : Operation 219 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_7 = load i11 %Layer3_Neurons_CPU_addr_7" [cnn_lenet.cpp:76]   --->   Operation 219 'load' 'Layer3_Neurons_CPU_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_5 : Operation 220 [1/1] (2.10ns)   --->   "%add_ln76_8 = add i17 %phi_mul_load, i17 1234" [cnn_lenet.cpp:76]   --->   Operation 220 'add' 'add_ln76_8' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln76_8 = zext i17 %add_ln76_8" [cnn_lenet.cpp:76]   --->   Operation 221 'zext' 'zext_ln76_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_9 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_8" [cnn_lenet.cpp:76]   --->   Operation 222 'getelementptr' 'Layer3_Weights_CPU_addr_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 223 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_9 = load i17 %Layer3_Weights_CPU_addr_9" [cnn_lenet.cpp:76]   --->   Operation 223 'load' 'Layer3_Weights_CPU_load_9' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_5 : Operation 224 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_8 = load i11 %Layer3_Neurons_CPU_addr_8" [cnn_lenet.cpp:76]   --->   Operation 224 'load' 'Layer3_Neurons_CPU_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_5 : Operation 225 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_9 = load i11 %Layer3_Neurons_CPU_addr_9" [cnn_lenet.cpp:76]   --->   Operation 225 'load' 'Layer3_Neurons_CPU_load_9' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_10 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1235" [cnn_lenet.cpp:76]   --->   Operation 226 'getelementptr' 'Layer3_Neurons_CPU_addr_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_11 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1236" [cnn_lenet.cpp:76]   --->   Operation 227 'getelementptr' 'Layer3_Neurons_CPU_addr_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 228 [3/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul236_s" [cnn_lenet.cpp:76]   --->   Operation 228 'fadd' 'somme_1' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/2] (12.3ns)   --->   "%mul236_49_5 = fmul i32 %bitcast_ln76_4, i32 %bitcast_ln76_5" [cnn_lenet.cpp:76]   --->   Operation 229 'fmul' 'mul236_49_5' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln76_6 = bitcast i32 %Layer3_Weights_CPU_load_4" [cnn_lenet.cpp:76]   --->   Operation 230 'bitcast' 'bitcast_ln76_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln76_7 = bitcast i32 %Layer3_Neurons_CPU_load_3" [cnn_lenet.cpp:76]   --->   Operation 231 'bitcast' 'bitcast_ln76_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 232 [2/2] (12.3ns)   --->   "%mul236_49_6 = fmul i32 %bitcast_ln76_6, i32 %bitcast_ln76_7" [cnn_lenet.cpp:76]   --->   Operation 232 'fmul' 'mul236_49_6' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_8 = load i17 %Layer3_Weights_CPU_addr_8" [cnn_lenet.cpp:76]   --->   Operation 233 'load' 'Layer3_Weights_CPU_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_6 : Operation 234 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_9 = load i17 %Layer3_Weights_CPU_addr_9" [cnn_lenet.cpp:76]   --->   Operation 234 'load' 'Layer3_Weights_CPU_load_9' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_6 : Operation 235 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_8 = load i11 %Layer3_Neurons_CPU_addr_8" [cnn_lenet.cpp:76]   --->   Operation 235 'load' 'Layer3_Neurons_CPU_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_6 : Operation 236 [1/1] (2.10ns)   --->   "%add_ln76_9 = add i17 %phi_mul_load, i17 1235" [cnn_lenet.cpp:76]   --->   Operation 236 'add' 'add_ln76_9' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln76_9 = zext i17 %add_ln76_9" [cnn_lenet.cpp:76]   --->   Operation 237 'zext' 'zext_ln76_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_10 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_9" [cnn_lenet.cpp:76]   --->   Operation 238 'getelementptr' 'Layer3_Weights_CPU_addr_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 239 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_10 = load i17 %Layer3_Weights_CPU_addr_10" [cnn_lenet.cpp:76]   --->   Operation 239 'load' 'Layer3_Weights_CPU_load_10' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_6 : Operation 240 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_9 = load i11 %Layer3_Neurons_CPU_addr_9" [cnn_lenet.cpp:76]   --->   Operation 240 'load' 'Layer3_Neurons_CPU_load_9' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_6 : Operation 241 [1/1] (2.10ns)   --->   "%add_ln76_10 = add i17 %phi_mul_load, i17 1236" [cnn_lenet.cpp:76]   --->   Operation 241 'add' 'add_ln76_10' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln76_10 = zext i17 %add_ln76_10" [cnn_lenet.cpp:76]   --->   Operation 242 'zext' 'zext_ln76_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_11 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_10" [cnn_lenet.cpp:76]   --->   Operation 243 'getelementptr' 'Layer3_Weights_CPU_addr_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 244 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_11 = load i17 %Layer3_Weights_CPU_addr_11" [cnn_lenet.cpp:76]   --->   Operation 244 'load' 'Layer3_Weights_CPU_load_11' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_6 : Operation 245 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_10 = load i11 %Layer3_Neurons_CPU_addr_10" [cnn_lenet.cpp:76]   --->   Operation 245 'load' 'Layer3_Neurons_CPU_load_10' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_6 : Operation 246 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_11 = load i11 %Layer3_Neurons_CPU_addr_11" [cnn_lenet.cpp:76]   --->   Operation 246 'load' 'Layer3_Neurons_CPU_load_11' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_12 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1237" [cnn_lenet.cpp:76]   --->   Operation 247 'getelementptr' 'Layer3_Neurons_CPU_addr_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_13 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1238" [cnn_lenet.cpp:76]   --->   Operation 248 'getelementptr' 'Layer3_Neurons_CPU_addr_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 249 [2/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul236_s" [cnn_lenet.cpp:76]   --->   Operation 249 'fadd' 'somme_1' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/2] (12.3ns)   --->   "%mul236_49_6 = fmul i32 %bitcast_ln76_6, i32 %bitcast_ln76_7" [cnn_lenet.cpp:76]   --->   Operation 250 'fmul' 'mul236_49_6' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln76_8 = bitcast i32 %Layer3_Weights_CPU_load_5" [cnn_lenet.cpp:76]   --->   Operation 251 'bitcast' 'bitcast_ln76_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln76_9 = bitcast i32 %Layer3_Neurons_CPU_load_4" [cnn_lenet.cpp:76]   --->   Operation 252 'bitcast' 'bitcast_ln76_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 253 [2/2] (12.3ns)   --->   "%mul236_49_7 = fmul i32 %bitcast_ln76_8, i32 %bitcast_ln76_9" [cnn_lenet.cpp:76]   --->   Operation 253 'fmul' 'mul236_49_7' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_10 = load i17 %Layer3_Weights_CPU_addr_10" [cnn_lenet.cpp:76]   --->   Operation 254 'load' 'Layer3_Weights_CPU_load_10' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_7 : Operation 255 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_11 = load i17 %Layer3_Weights_CPU_addr_11" [cnn_lenet.cpp:76]   --->   Operation 255 'load' 'Layer3_Weights_CPU_load_11' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_7 : Operation 256 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_10 = load i11 %Layer3_Neurons_CPU_addr_10" [cnn_lenet.cpp:76]   --->   Operation 256 'load' 'Layer3_Neurons_CPU_load_10' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_7 : Operation 257 [1/1] (2.10ns)   --->   "%add_ln76_11 = add i17 %phi_mul_load, i17 1237" [cnn_lenet.cpp:76]   --->   Operation 257 'add' 'add_ln76_11' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln76_11 = zext i17 %add_ln76_11" [cnn_lenet.cpp:76]   --->   Operation 258 'zext' 'zext_ln76_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_12 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_11" [cnn_lenet.cpp:76]   --->   Operation 259 'getelementptr' 'Layer3_Weights_CPU_addr_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 260 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_12 = load i17 %Layer3_Weights_CPU_addr_12" [cnn_lenet.cpp:76]   --->   Operation 260 'load' 'Layer3_Weights_CPU_load_12' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_7 : Operation 261 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_11 = load i11 %Layer3_Neurons_CPU_addr_11" [cnn_lenet.cpp:76]   --->   Operation 261 'load' 'Layer3_Neurons_CPU_load_11' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_7 : Operation 262 [1/1] (2.10ns)   --->   "%add_ln76_12 = add i17 %phi_mul_load, i17 1238" [cnn_lenet.cpp:76]   --->   Operation 262 'add' 'add_ln76_12' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln76_12 = zext i17 %add_ln76_12" [cnn_lenet.cpp:76]   --->   Operation 263 'zext' 'zext_ln76_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_13 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_12" [cnn_lenet.cpp:76]   --->   Operation 264 'getelementptr' 'Layer3_Weights_CPU_addr_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 265 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_13 = load i17 %Layer3_Weights_CPU_addr_13" [cnn_lenet.cpp:76]   --->   Operation 265 'load' 'Layer3_Weights_CPU_load_13' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_7 : Operation 266 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_12 = load i11 %Layer3_Neurons_CPU_addr_12" [cnn_lenet.cpp:76]   --->   Operation 266 'load' 'Layer3_Neurons_CPU_load_12' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_7 : Operation 267 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_13 = load i11 %Layer3_Neurons_CPU_addr_13" [cnn_lenet.cpp:76]   --->   Operation 267 'load' 'Layer3_Neurons_CPU_load_13' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_14 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1239" [cnn_lenet.cpp:76]   --->   Operation 268 'getelementptr' 'Layer3_Neurons_CPU_addr_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_15 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1240" [cnn_lenet.cpp:76]   --->   Operation 269 'getelementptr' 'Layer3_Neurons_CPU_addr_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 270 [1/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul236_s" [cnn_lenet.cpp:76]   --->   Operation 270 'fadd' 'somme_1' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/2] (12.3ns)   --->   "%mul236_49_7 = fmul i32 %bitcast_ln76_8, i32 %bitcast_ln76_9" [cnn_lenet.cpp:76]   --->   Operation 271 'fmul' 'mul236_49_7' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln76_10 = bitcast i32 %Layer3_Weights_CPU_load_6" [cnn_lenet.cpp:76]   --->   Operation 272 'bitcast' 'bitcast_ln76_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln76_11 = bitcast i32 %Layer3_Neurons_CPU_load_5" [cnn_lenet.cpp:76]   --->   Operation 273 'bitcast' 'bitcast_ln76_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 274 [2/2] (12.3ns)   --->   "%mul236_49_1 = fmul i32 %bitcast_ln76_10, i32 %bitcast_ln76_11" [cnn_lenet.cpp:76]   --->   Operation 274 'fmul' 'mul236_49_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_12 = load i17 %Layer3_Weights_CPU_addr_12" [cnn_lenet.cpp:76]   --->   Operation 275 'load' 'Layer3_Weights_CPU_load_12' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_8 : Operation 276 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_13 = load i17 %Layer3_Weights_CPU_addr_13" [cnn_lenet.cpp:76]   --->   Operation 276 'load' 'Layer3_Weights_CPU_load_13' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_8 : Operation 277 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_12 = load i11 %Layer3_Neurons_CPU_addr_12" [cnn_lenet.cpp:76]   --->   Operation 277 'load' 'Layer3_Neurons_CPU_load_12' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_8 : Operation 278 [1/1] (2.10ns)   --->   "%add_ln76_13 = add i17 %phi_mul_load, i17 1239" [cnn_lenet.cpp:76]   --->   Operation 278 'add' 'add_ln76_13' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln76_13 = zext i17 %add_ln76_13" [cnn_lenet.cpp:76]   --->   Operation 279 'zext' 'zext_ln76_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_14 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_13" [cnn_lenet.cpp:76]   --->   Operation 280 'getelementptr' 'Layer3_Weights_CPU_addr_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 281 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_14 = load i17 %Layer3_Weights_CPU_addr_14" [cnn_lenet.cpp:76]   --->   Operation 281 'load' 'Layer3_Weights_CPU_load_14' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_8 : Operation 282 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_13 = load i11 %Layer3_Neurons_CPU_addr_13" [cnn_lenet.cpp:76]   --->   Operation 282 'load' 'Layer3_Neurons_CPU_load_13' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_8 : Operation 283 [1/1] (2.10ns)   --->   "%add_ln76_14 = add i17 %phi_mul_load, i17 1240" [cnn_lenet.cpp:76]   --->   Operation 283 'add' 'add_ln76_14' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln76_14 = zext i17 %add_ln76_14" [cnn_lenet.cpp:76]   --->   Operation 284 'zext' 'zext_ln76_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_15 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_14" [cnn_lenet.cpp:76]   --->   Operation 285 'getelementptr' 'Layer3_Weights_CPU_addr_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 286 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_15 = load i17 %Layer3_Weights_CPU_addr_15" [cnn_lenet.cpp:76]   --->   Operation 286 'load' 'Layer3_Weights_CPU_load_15' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_8 : Operation 287 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_14 = load i11 %Layer3_Neurons_CPU_addr_14" [cnn_lenet.cpp:76]   --->   Operation 287 'load' 'Layer3_Neurons_CPU_load_14' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_8 : Operation 288 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_15 = load i11 %Layer3_Neurons_CPU_addr_15" [cnn_lenet.cpp:76]   --->   Operation 288 'load' 'Layer3_Neurons_CPU_load_15' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_16 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1241" [cnn_lenet.cpp:76]   --->   Operation 289 'getelementptr' 'Layer3_Neurons_CPU_addr_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_17 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1242" [cnn_lenet.cpp:76]   --->   Operation 290 'getelementptr' 'Layer3_Neurons_CPU_addr_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 291 [4/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul236_49_s" [cnn_lenet.cpp:76]   --->   Operation 291 'fadd' 'somme_2' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/2] (12.3ns)   --->   "%mul236_49_1 = fmul i32 %bitcast_ln76_10, i32 %bitcast_ln76_11" [cnn_lenet.cpp:76]   --->   Operation 292 'fmul' 'mul236_49_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln76_12 = bitcast i32 %Layer3_Weights_CPU_load_7" [cnn_lenet.cpp:76]   --->   Operation 293 'bitcast' 'bitcast_ln76_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln76_13 = bitcast i32 %Layer3_Neurons_CPU_load_6" [cnn_lenet.cpp:76]   --->   Operation 294 'bitcast' 'bitcast_ln76_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 295 [2/2] (12.3ns)   --->   "%mul236_49_1_1 = fmul i32 %bitcast_ln76_12, i32 %bitcast_ln76_13" [cnn_lenet.cpp:76]   --->   Operation 295 'fmul' 'mul236_49_1_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_14 = load i17 %Layer3_Weights_CPU_addr_14" [cnn_lenet.cpp:76]   --->   Operation 296 'load' 'Layer3_Weights_CPU_load_14' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_9 : Operation 297 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_15 = load i17 %Layer3_Weights_CPU_addr_15" [cnn_lenet.cpp:76]   --->   Operation 297 'load' 'Layer3_Weights_CPU_load_15' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_9 : Operation 298 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_14 = load i11 %Layer3_Neurons_CPU_addr_14" [cnn_lenet.cpp:76]   --->   Operation 298 'load' 'Layer3_Neurons_CPU_load_14' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_9 : Operation 299 [1/1] (2.10ns)   --->   "%add_ln76_15 = add i17 %phi_mul_load, i17 1241" [cnn_lenet.cpp:76]   --->   Operation 299 'add' 'add_ln76_15' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln76_15 = zext i17 %add_ln76_15" [cnn_lenet.cpp:76]   --->   Operation 300 'zext' 'zext_ln76_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_16 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_15" [cnn_lenet.cpp:76]   --->   Operation 301 'getelementptr' 'Layer3_Weights_CPU_addr_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 302 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_16 = load i17 %Layer3_Weights_CPU_addr_16" [cnn_lenet.cpp:76]   --->   Operation 302 'load' 'Layer3_Weights_CPU_load_16' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_9 : Operation 303 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_15 = load i11 %Layer3_Neurons_CPU_addr_15" [cnn_lenet.cpp:76]   --->   Operation 303 'load' 'Layer3_Neurons_CPU_load_15' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_9 : Operation 304 [1/1] (2.10ns)   --->   "%add_ln76_16 = add i17 %phi_mul_load, i17 1242" [cnn_lenet.cpp:76]   --->   Operation 304 'add' 'add_ln76_16' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln76_16 = zext i17 %add_ln76_16" [cnn_lenet.cpp:76]   --->   Operation 305 'zext' 'zext_ln76_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_17 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_16" [cnn_lenet.cpp:76]   --->   Operation 306 'getelementptr' 'Layer3_Weights_CPU_addr_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 307 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_17 = load i17 %Layer3_Weights_CPU_addr_17" [cnn_lenet.cpp:76]   --->   Operation 307 'load' 'Layer3_Weights_CPU_load_17' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_9 : Operation 308 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_16 = load i11 %Layer3_Neurons_CPU_addr_16" [cnn_lenet.cpp:76]   --->   Operation 308 'load' 'Layer3_Neurons_CPU_load_16' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_9 : Operation 309 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_17 = load i11 %Layer3_Neurons_CPU_addr_17" [cnn_lenet.cpp:76]   --->   Operation 309 'load' 'Layer3_Neurons_CPU_load_17' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_18 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1243" [cnn_lenet.cpp:76]   --->   Operation 310 'getelementptr' 'Layer3_Neurons_CPU_addr_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_19 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1244" [cnn_lenet.cpp:76]   --->   Operation 311 'getelementptr' 'Layer3_Neurons_CPU_addr_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 312 [3/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul236_49_s" [cnn_lenet.cpp:76]   --->   Operation 312 'fadd' 'somme_2' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 313 [1/2] (12.3ns)   --->   "%mul236_49_1_1 = fmul i32 %bitcast_ln76_12, i32 %bitcast_ln76_13" [cnn_lenet.cpp:76]   --->   Operation 313 'fmul' 'mul236_49_1_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln76_14 = bitcast i32 %Layer3_Weights_CPU_load_8" [cnn_lenet.cpp:76]   --->   Operation 314 'bitcast' 'bitcast_ln76_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln76_15 = bitcast i32 %Layer3_Neurons_CPU_load_7" [cnn_lenet.cpp:76]   --->   Operation 315 'bitcast' 'bitcast_ln76_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 316 [2/2] (12.3ns)   --->   "%mul236_49_1_2 = fmul i32 %bitcast_ln76_14, i32 %bitcast_ln76_15" [cnn_lenet.cpp:76]   --->   Operation 316 'fmul' 'mul236_49_1_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_16 = load i17 %Layer3_Weights_CPU_addr_16" [cnn_lenet.cpp:76]   --->   Operation 317 'load' 'Layer3_Weights_CPU_load_16' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_10 : Operation 318 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_17 = load i17 %Layer3_Weights_CPU_addr_17" [cnn_lenet.cpp:76]   --->   Operation 318 'load' 'Layer3_Weights_CPU_load_17' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_10 : Operation 319 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_16 = load i11 %Layer3_Neurons_CPU_addr_16" [cnn_lenet.cpp:76]   --->   Operation 319 'load' 'Layer3_Neurons_CPU_load_16' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_10 : Operation 320 [1/1] (2.10ns)   --->   "%add_ln76_17 = add i17 %phi_mul_load, i17 1243" [cnn_lenet.cpp:76]   --->   Operation 320 'add' 'add_ln76_17' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln76_17 = zext i17 %add_ln76_17" [cnn_lenet.cpp:76]   --->   Operation 321 'zext' 'zext_ln76_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_18 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_17" [cnn_lenet.cpp:76]   --->   Operation 322 'getelementptr' 'Layer3_Weights_CPU_addr_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 323 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_18 = load i17 %Layer3_Weights_CPU_addr_18" [cnn_lenet.cpp:76]   --->   Operation 323 'load' 'Layer3_Weights_CPU_load_18' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_10 : Operation 324 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_17 = load i11 %Layer3_Neurons_CPU_addr_17" [cnn_lenet.cpp:76]   --->   Operation 324 'load' 'Layer3_Neurons_CPU_load_17' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_10 : Operation 325 [1/1] (2.10ns)   --->   "%add_ln76_18 = add i17 %phi_mul_load, i17 1244" [cnn_lenet.cpp:76]   --->   Operation 325 'add' 'add_ln76_18' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln76_18 = zext i17 %add_ln76_18" [cnn_lenet.cpp:76]   --->   Operation 326 'zext' 'zext_ln76_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_19 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_18" [cnn_lenet.cpp:76]   --->   Operation 327 'getelementptr' 'Layer3_Weights_CPU_addr_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 328 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_19 = load i17 %Layer3_Weights_CPU_addr_19" [cnn_lenet.cpp:76]   --->   Operation 328 'load' 'Layer3_Weights_CPU_load_19' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_10 : Operation 329 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_18 = load i11 %Layer3_Neurons_CPU_addr_18" [cnn_lenet.cpp:76]   --->   Operation 329 'load' 'Layer3_Neurons_CPU_load_18' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_10 : Operation 330 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_19 = load i11 %Layer3_Neurons_CPU_addr_19" [cnn_lenet.cpp:76]   --->   Operation 330 'load' 'Layer3_Neurons_CPU_load_19' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_20 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1245" [cnn_lenet.cpp:76]   --->   Operation 331 'getelementptr' 'Layer3_Neurons_CPU_addr_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_21 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1246" [cnn_lenet.cpp:76]   --->   Operation 332 'getelementptr' 'Layer3_Neurons_CPU_addr_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 333 [2/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul236_49_s" [cnn_lenet.cpp:76]   --->   Operation 333 'fadd' 'somme_2' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 334 [1/2] (12.3ns)   --->   "%mul236_49_1_2 = fmul i32 %bitcast_ln76_14, i32 %bitcast_ln76_15" [cnn_lenet.cpp:76]   --->   Operation 334 'fmul' 'mul236_49_1_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln76_16 = bitcast i32 %Layer3_Weights_CPU_load_9" [cnn_lenet.cpp:76]   --->   Operation 335 'bitcast' 'bitcast_ln76_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln76_17 = bitcast i32 %Layer3_Neurons_CPU_load_8" [cnn_lenet.cpp:76]   --->   Operation 336 'bitcast' 'bitcast_ln76_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 337 [2/2] (12.3ns)   --->   "%mul236_49_1_3 = fmul i32 %bitcast_ln76_16, i32 %bitcast_ln76_17" [cnn_lenet.cpp:76]   --->   Operation 337 'fmul' 'mul236_49_1_3' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 338 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_18 = load i17 %Layer3_Weights_CPU_addr_18" [cnn_lenet.cpp:76]   --->   Operation 338 'load' 'Layer3_Weights_CPU_load_18' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_11 : Operation 339 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_19 = load i17 %Layer3_Weights_CPU_addr_19" [cnn_lenet.cpp:76]   --->   Operation 339 'load' 'Layer3_Weights_CPU_load_19' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_11 : Operation 340 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_18 = load i11 %Layer3_Neurons_CPU_addr_18" [cnn_lenet.cpp:76]   --->   Operation 340 'load' 'Layer3_Neurons_CPU_load_18' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_11 : Operation 341 [1/1] (2.10ns)   --->   "%add_ln76_19 = add i17 %phi_mul_load, i17 1245" [cnn_lenet.cpp:76]   --->   Operation 341 'add' 'add_ln76_19' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln76_19 = zext i17 %add_ln76_19" [cnn_lenet.cpp:76]   --->   Operation 342 'zext' 'zext_ln76_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_20 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_19" [cnn_lenet.cpp:76]   --->   Operation 343 'getelementptr' 'Layer3_Weights_CPU_addr_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 344 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_20 = load i17 %Layer3_Weights_CPU_addr_20" [cnn_lenet.cpp:76]   --->   Operation 344 'load' 'Layer3_Weights_CPU_load_20' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_11 : Operation 345 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_19 = load i11 %Layer3_Neurons_CPU_addr_19" [cnn_lenet.cpp:76]   --->   Operation 345 'load' 'Layer3_Neurons_CPU_load_19' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_11 : Operation 346 [1/1] (2.10ns)   --->   "%add_ln76_20 = add i17 %phi_mul_load, i17 1246" [cnn_lenet.cpp:76]   --->   Operation 346 'add' 'add_ln76_20' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln76_20 = zext i17 %add_ln76_20" [cnn_lenet.cpp:76]   --->   Operation 347 'zext' 'zext_ln76_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_21 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_20" [cnn_lenet.cpp:76]   --->   Operation 348 'getelementptr' 'Layer3_Weights_CPU_addr_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 349 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_21 = load i17 %Layer3_Weights_CPU_addr_21" [cnn_lenet.cpp:76]   --->   Operation 349 'load' 'Layer3_Weights_CPU_load_21' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_11 : Operation 350 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_20 = load i11 %Layer3_Neurons_CPU_addr_20" [cnn_lenet.cpp:76]   --->   Operation 350 'load' 'Layer3_Neurons_CPU_load_20' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_11 : Operation 351 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_21 = load i11 %Layer3_Neurons_CPU_addr_21" [cnn_lenet.cpp:76]   --->   Operation 351 'load' 'Layer3_Neurons_CPU_load_21' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_22 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1247" [cnn_lenet.cpp:76]   --->   Operation 352 'getelementptr' 'Layer3_Neurons_CPU_addr_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_23 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1248" [cnn_lenet.cpp:76]   --->   Operation 353 'getelementptr' 'Layer3_Neurons_CPU_addr_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 354 [1/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul236_49_s" [cnn_lenet.cpp:76]   --->   Operation 354 'fadd' 'somme_2' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/2] (12.3ns)   --->   "%mul236_49_1_3 = fmul i32 %bitcast_ln76_16, i32 %bitcast_ln76_17" [cnn_lenet.cpp:76]   --->   Operation 355 'fmul' 'mul236_49_1_3' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln76_18 = bitcast i32 %Layer3_Weights_CPU_load_10" [cnn_lenet.cpp:76]   --->   Operation 356 'bitcast' 'bitcast_ln76_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%bitcast_ln76_19 = bitcast i32 %Layer3_Neurons_CPU_load_9" [cnn_lenet.cpp:76]   --->   Operation 357 'bitcast' 'bitcast_ln76_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 358 [2/2] (12.3ns)   --->   "%mul236_49_1_4 = fmul i32 %bitcast_ln76_18, i32 %bitcast_ln76_19" [cnn_lenet.cpp:76]   --->   Operation 358 'fmul' 'mul236_49_1_4' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_20 = load i17 %Layer3_Weights_CPU_addr_20" [cnn_lenet.cpp:76]   --->   Operation 359 'load' 'Layer3_Weights_CPU_load_20' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_12 : Operation 360 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_21 = load i17 %Layer3_Weights_CPU_addr_21" [cnn_lenet.cpp:76]   --->   Operation 360 'load' 'Layer3_Weights_CPU_load_21' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_12 : Operation 361 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_20 = load i11 %Layer3_Neurons_CPU_addr_20" [cnn_lenet.cpp:76]   --->   Operation 361 'load' 'Layer3_Neurons_CPU_load_20' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_12 : Operation 362 [1/1] (2.10ns)   --->   "%add_ln76_21 = add i17 %phi_mul_load, i17 1247" [cnn_lenet.cpp:76]   --->   Operation 362 'add' 'add_ln76_21' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln76_21 = zext i17 %add_ln76_21" [cnn_lenet.cpp:76]   --->   Operation 363 'zext' 'zext_ln76_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_22 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_21" [cnn_lenet.cpp:76]   --->   Operation 364 'getelementptr' 'Layer3_Weights_CPU_addr_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 365 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_22 = load i17 %Layer3_Weights_CPU_addr_22" [cnn_lenet.cpp:76]   --->   Operation 365 'load' 'Layer3_Weights_CPU_load_22' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_12 : Operation 366 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_21 = load i11 %Layer3_Neurons_CPU_addr_21" [cnn_lenet.cpp:76]   --->   Operation 366 'load' 'Layer3_Neurons_CPU_load_21' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_12 : Operation 367 [1/1] (2.10ns)   --->   "%add_ln76_22 = add i17 %phi_mul_load, i17 1248" [cnn_lenet.cpp:76]   --->   Operation 367 'add' 'add_ln76_22' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln76_22 = zext i17 %add_ln76_22" [cnn_lenet.cpp:76]   --->   Operation 368 'zext' 'zext_ln76_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_23 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_22" [cnn_lenet.cpp:76]   --->   Operation 369 'getelementptr' 'Layer3_Weights_CPU_addr_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 370 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_23 = load i17 %Layer3_Weights_CPU_addr_23" [cnn_lenet.cpp:76]   --->   Operation 370 'load' 'Layer3_Weights_CPU_load_23' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_12 : Operation 371 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_22 = load i11 %Layer3_Neurons_CPU_addr_22" [cnn_lenet.cpp:76]   --->   Operation 371 'load' 'Layer3_Neurons_CPU_load_22' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_12 : Operation 372 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_23 = load i11 %Layer3_Neurons_CPU_addr_23" [cnn_lenet.cpp:76]   --->   Operation 372 'load' 'Layer3_Neurons_CPU_load_23' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr_24 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1249" [cnn_lenet.cpp:76]   --->   Operation 373 'getelementptr' 'Layer3_Neurons_CPU_addr_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 374 [4/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul236_49_5" [cnn_lenet.cpp:76]   --->   Operation 374 'fadd' 'somme_3' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 375 [1/2] (12.3ns)   --->   "%mul236_49_1_4 = fmul i32 %bitcast_ln76_18, i32 %bitcast_ln76_19" [cnn_lenet.cpp:76]   --->   Operation 375 'fmul' 'mul236_49_1_4' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln76_20 = bitcast i32 %Layer3_Weights_CPU_load_11" [cnn_lenet.cpp:76]   --->   Operation 376 'bitcast' 'bitcast_ln76_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%bitcast_ln76_21 = bitcast i32 %Layer3_Neurons_CPU_load_10" [cnn_lenet.cpp:76]   --->   Operation 377 'bitcast' 'bitcast_ln76_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 378 [2/2] (12.3ns)   --->   "%mul236_49_2 = fmul i32 %bitcast_ln76_20, i32 %bitcast_ln76_21" [cnn_lenet.cpp:76]   --->   Operation 378 'fmul' 'mul236_49_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_22 = load i17 %Layer3_Weights_CPU_addr_22" [cnn_lenet.cpp:76]   --->   Operation 379 'load' 'Layer3_Weights_CPU_load_22' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_13 : Operation 380 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_23 = load i17 %Layer3_Weights_CPU_addr_23" [cnn_lenet.cpp:76]   --->   Operation 380 'load' 'Layer3_Weights_CPU_load_23' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_13 : Operation 381 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_22 = load i11 %Layer3_Neurons_CPU_addr_22" [cnn_lenet.cpp:76]   --->   Operation 381 'load' 'Layer3_Neurons_CPU_load_22' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_13 : Operation 382 [1/1] (2.10ns)   --->   "%add_ln76_23 = add i17 %phi_mul_load, i17 1249" [cnn_lenet.cpp:76]   --->   Operation 382 'add' 'add_ln76_23' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln76_23 = zext i17 %add_ln76_23" [cnn_lenet.cpp:76]   --->   Operation 383 'zext' 'zext_ln76_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_24 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_23" [cnn_lenet.cpp:76]   --->   Operation 384 'getelementptr' 'Layer3_Weights_CPU_addr_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 385 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_24 = load i17 %Layer3_Weights_CPU_addr_24" [cnn_lenet.cpp:76]   --->   Operation 385 'load' 'Layer3_Weights_CPU_load_24' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_13 : Operation 386 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_23 = load i11 %Layer3_Neurons_CPU_addr_23" [cnn_lenet.cpp:76]   --->   Operation 386 'load' 'Layer3_Neurons_CPU_load_23' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_13 : Operation 387 [1/1] (2.10ns)   --->   "%add_ln76_24 = add i17 %phi_mul_load, i17 1250" [cnn_lenet.cpp:76]   --->   Operation 387 'add' 'add_ln76_24' <Predicate = (!icmp_ln70)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln76_24 = zext i17 %add_ln76_24" [cnn_lenet.cpp:76]   --->   Operation 388 'zext' 'zext_ln76_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_25 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_24" [cnn_lenet.cpp:76]   --->   Operation 389 'getelementptr' 'Layer3_Weights_CPU_addr_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 390 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_25 = load i17 %Layer3_Weights_CPU_addr_25" [cnn_lenet.cpp:76]   --->   Operation 390 'load' 'Layer3_Weights_CPU_load_25' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_13 : Operation 391 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_24 = load i11 %Layer3_Neurons_CPU_addr_24" [cnn_lenet.cpp:76]   --->   Operation 391 'load' 'Layer3_Neurons_CPU_load_24' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 392 [3/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul236_49_5" [cnn_lenet.cpp:76]   --->   Operation 392 'fadd' 'somme_3' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 393 [1/2] (12.3ns)   --->   "%mul236_49_2 = fmul i32 %bitcast_ln76_20, i32 %bitcast_ln76_21" [cnn_lenet.cpp:76]   --->   Operation 393 'fmul' 'mul236_49_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln76_22 = bitcast i32 %Layer3_Weights_CPU_load_12" [cnn_lenet.cpp:76]   --->   Operation 394 'bitcast' 'bitcast_ln76_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln76_23 = bitcast i32 %Layer3_Neurons_CPU_load_11" [cnn_lenet.cpp:76]   --->   Operation 395 'bitcast' 'bitcast_ln76_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 396 [2/2] (12.3ns)   --->   "%mul236_49_2_1 = fmul i32 %bitcast_ln76_22, i32 %bitcast_ln76_23" [cnn_lenet.cpp:76]   --->   Operation 396 'fmul' 'mul236_49_2_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 397 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_24 = load i17 %Layer3_Weights_CPU_addr_24" [cnn_lenet.cpp:76]   --->   Operation 397 'load' 'Layer3_Weights_CPU_load_24' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_14 : Operation 398 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_25 = load i17 %Layer3_Weights_CPU_addr_25" [cnn_lenet.cpp:76]   --->   Operation 398 'load' 'Layer3_Weights_CPU_load_25' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125100> <RAM>
ST_14 : Operation 399 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_load_24 = load i11 %Layer3_Neurons_CPU_addr_24" [cnn_lenet.cpp:76]   --->   Operation 399 'load' 'Layer3_Neurons_CPU_load_24' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 400 [2/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul236_49_5" [cnn_lenet.cpp:76]   --->   Operation 400 'fadd' 'somme_3' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [1/2] (12.3ns)   --->   "%mul236_49_2_1 = fmul i32 %bitcast_ln76_22, i32 %bitcast_ln76_23" [cnn_lenet.cpp:76]   --->   Operation 401 'fmul' 'mul236_49_2_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln76_24 = bitcast i32 %Layer3_Weights_CPU_load_13" [cnn_lenet.cpp:76]   --->   Operation 402 'bitcast' 'bitcast_ln76_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln76_25 = bitcast i32 %Layer3_Neurons_CPU_load_12" [cnn_lenet.cpp:76]   --->   Operation 403 'bitcast' 'bitcast_ln76_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 404 [2/2] (12.3ns)   --->   "%mul236_49_2_2 = fmul i32 %bitcast_ln76_24, i32 %bitcast_ln76_25" [cnn_lenet.cpp:76]   --->   Operation 404 'fmul' 'mul236_49_2_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 405 [1/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul236_49_5" [cnn_lenet.cpp:76]   --->   Operation 405 'fadd' 'somme_3' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/2] (12.3ns)   --->   "%mul236_49_2_2 = fmul i32 %bitcast_ln76_24, i32 %bitcast_ln76_25" [cnn_lenet.cpp:76]   --->   Operation 406 'fmul' 'mul236_49_2_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln76_26 = bitcast i32 %Layer3_Weights_CPU_load_14" [cnn_lenet.cpp:76]   --->   Operation 407 'bitcast' 'bitcast_ln76_26' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln76_27 = bitcast i32 %Layer3_Neurons_CPU_load_13" [cnn_lenet.cpp:76]   --->   Operation 408 'bitcast' 'bitcast_ln76_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 409 [2/2] (12.3ns)   --->   "%mul236_49_2_3 = fmul i32 %bitcast_ln76_26, i32 %bitcast_ln76_27" [cnn_lenet.cpp:76]   --->   Operation 409 'fmul' 'mul236_49_2_3' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 410 [4/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul236_49_6" [cnn_lenet.cpp:76]   --->   Operation 410 'fadd' 'somme_4' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 411 [1/2] (12.3ns)   --->   "%mul236_49_2_3 = fmul i32 %bitcast_ln76_26, i32 %bitcast_ln76_27" [cnn_lenet.cpp:76]   --->   Operation 411 'fmul' 'mul236_49_2_3' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln76_28 = bitcast i32 %Layer3_Weights_CPU_load_15" [cnn_lenet.cpp:76]   --->   Operation 412 'bitcast' 'bitcast_ln76_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln76_29 = bitcast i32 %Layer3_Neurons_CPU_load_14" [cnn_lenet.cpp:76]   --->   Operation 413 'bitcast' 'bitcast_ln76_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_17 : Operation 414 [2/2] (12.3ns)   --->   "%mul236_49_2_4 = fmul i32 %bitcast_ln76_28, i32 %bitcast_ln76_29" [cnn_lenet.cpp:76]   --->   Operation 414 'fmul' 'mul236_49_2_4' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 415 [3/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul236_49_6" [cnn_lenet.cpp:76]   --->   Operation 415 'fadd' 'somme_4' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 416 [1/2] (12.3ns)   --->   "%mul236_49_2_4 = fmul i32 %bitcast_ln76_28, i32 %bitcast_ln76_29" [cnn_lenet.cpp:76]   --->   Operation 416 'fmul' 'mul236_49_2_4' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 417 [1/1] (0.00ns)   --->   "%bitcast_ln76_30 = bitcast i32 %Layer3_Weights_CPU_load_16" [cnn_lenet.cpp:76]   --->   Operation 417 'bitcast' 'bitcast_ln76_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%bitcast_ln76_31 = bitcast i32 %Layer3_Neurons_CPU_load_15" [cnn_lenet.cpp:76]   --->   Operation 418 'bitcast' 'bitcast_ln76_31' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_18 : Operation 419 [2/2] (12.3ns)   --->   "%mul236_49_3 = fmul i32 %bitcast_ln76_30, i32 %bitcast_ln76_31" [cnn_lenet.cpp:76]   --->   Operation 419 'fmul' 'mul236_49_3' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 420 [2/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul236_49_6" [cnn_lenet.cpp:76]   --->   Operation 420 'fadd' 'somme_4' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 421 [1/2] (12.3ns)   --->   "%mul236_49_3 = fmul i32 %bitcast_ln76_30, i32 %bitcast_ln76_31" [cnn_lenet.cpp:76]   --->   Operation 421 'fmul' 'mul236_49_3' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln76_32 = bitcast i32 %Layer3_Weights_CPU_load_17" [cnn_lenet.cpp:76]   --->   Operation 422 'bitcast' 'bitcast_ln76_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (0.00ns)   --->   "%bitcast_ln76_33 = bitcast i32 %Layer3_Neurons_CPU_load_16" [cnn_lenet.cpp:76]   --->   Operation 423 'bitcast' 'bitcast_ln76_33' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_19 : Operation 424 [2/2] (12.3ns)   --->   "%mul236_49_3_1 = fmul i32 %bitcast_ln76_32, i32 %bitcast_ln76_33" [cnn_lenet.cpp:76]   --->   Operation 424 'fmul' 'mul236_49_3_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 425 [1/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul236_49_6" [cnn_lenet.cpp:76]   --->   Operation 425 'fadd' 'somme_4' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 426 [1/2] (12.3ns)   --->   "%mul236_49_3_1 = fmul i32 %bitcast_ln76_32, i32 %bitcast_ln76_33" [cnn_lenet.cpp:76]   --->   Operation 426 'fmul' 'mul236_49_3_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln76_34 = bitcast i32 %Layer3_Weights_CPU_load_18" [cnn_lenet.cpp:76]   --->   Operation 427 'bitcast' 'bitcast_ln76_34' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_20 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln76_35 = bitcast i32 %Layer3_Neurons_CPU_load_17" [cnn_lenet.cpp:76]   --->   Operation 428 'bitcast' 'bitcast_ln76_35' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_20 : Operation 429 [2/2] (12.3ns)   --->   "%mul236_49_3_2 = fmul i32 %bitcast_ln76_34, i32 %bitcast_ln76_35" [cnn_lenet.cpp:76]   --->   Operation 429 'fmul' 'mul236_49_3_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 430 [4/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul236_49_7" [cnn_lenet.cpp:76]   --->   Operation 430 'fadd' 'somme_5' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 431 [1/2] (12.3ns)   --->   "%mul236_49_3_2 = fmul i32 %bitcast_ln76_34, i32 %bitcast_ln76_35" [cnn_lenet.cpp:76]   --->   Operation 431 'fmul' 'mul236_49_3_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln76_36 = bitcast i32 %Layer3_Weights_CPU_load_19" [cnn_lenet.cpp:76]   --->   Operation 432 'bitcast' 'bitcast_ln76_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_21 : Operation 433 [1/1] (0.00ns)   --->   "%bitcast_ln76_37 = bitcast i32 %Layer3_Neurons_CPU_load_18" [cnn_lenet.cpp:76]   --->   Operation 433 'bitcast' 'bitcast_ln76_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_21 : Operation 434 [2/2] (12.3ns)   --->   "%mul236_49_3_3 = fmul i32 %bitcast_ln76_36, i32 %bitcast_ln76_37" [cnn_lenet.cpp:76]   --->   Operation 434 'fmul' 'mul236_49_3_3' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 435 [3/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul236_49_7" [cnn_lenet.cpp:76]   --->   Operation 435 'fadd' 'somme_5' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 436 [1/2] (12.3ns)   --->   "%mul236_49_3_3 = fmul i32 %bitcast_ln76_36, i32 %bitcast_ln76_37" [cnn_lenet.cpp:76]   --->   Operation 436 'fmul' 'mul236_49_3_3' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln76_38 = bitcast i32 %Layer3_Weights_CPU_load_20" [cnn_lenet.cpp:76]   --->   Operation 437 'bitcast' 'bitcast_ln76_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_22 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln76_39 = bitcast i32 %Layer3_Neurons_CPU_load_19" [cnn_lenet.cpp:76]   --->   Operation 438 'bitcast' 'bitcast_ln76_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_22 : Operation 439 [2/2] (12.3ns)   --->   "%mul236_49_3_4 = fmul i32 %bitcast_ln76_38, i32 %bitcast_ln76_39" [cnn_lenet.cpp:76]   --->   Operation 439 'fmul' 'mul236_49_3_4' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 440 [2/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul236_49_7" [cnn_lenet.cpp:76]   --->   Operation 440 'fadd' 'somme_5' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 441 [1/2] (12.3ns)   --->   "%mul236_49_3_4 = fmul i32 %bitcast_ln76_38, i32 %bitcast_ln76_39" [cnn_lenet.cpp:76]   --->   Operation 441 'fmul' 'mul236_49_3_4' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [1/1] (0.00ns)   --->   "%bitcast_ln76_40 = bitcast i32 %Layer3_Weights_CPU_load_21" [cnn_lenet.cpp:76]   --->   Operation 442 'bitcast' 'bitcast_ln76_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln76_41 = bitcast i32 %Layer3_Neurons_CPU_load_20" [cnn_lenet.cpp:76]   --->   Operation 443 'bitcast' 'bitcast_ln76_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_23 : Operation 444 [2/2] (12.3ns)   --->   "%mul236_49_4 = fmul i32 %bitcast_ln76_40, i32 %bitcast_ln76_41" [cnn_lenet.cpp:76]   --->   Operation 444 'fmul' 'mul236_49_4' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 445 [1/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul236_49_7" [cnn_lenet.cpp:76]   --->   Operation 445 'fadd' 'somme_5' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 446 [1/2] (12.3ns)   --->   "%mul236_49_4 = fmul i32 %bitcast_ln76_40, i32 %bitcast_ln76_41" [cnn_lenet.cpp:76]   --->   Operation 446 'fmul' 'mul236_49_4' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln76_42 = bitcast i32 %Layer3_Weights_CPU_load_22" [cnn_lenet.cpp:76]   --->   Operation 447 'bitcast' 'bitcast_ln76_42' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln76_43 = bitcast i32 %Layer3_Neurons_CPU_load_21" [cnn_lenet.cpp:76]   --->   Operation 448 'bitcast' 'bitcast_ln76_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_24 : Operation 449 [2/2] (12.3ns)   --->   "%mul236_49_4_1 = fmul i32 %bitcast_ln76_42, i32 %bitcast_ln76_43" [cnn_lenet.cpp:76]   --->   Operation 449 'fmul' 'mul236_49_4_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 450 [4/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul236_49_1" [cnn_lenet.cpp:76]   --->   Operation 450 'fadd' 'somme_6' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 451 [1/2] (12.3ns)   --->   "%mul236_49_4_1 = fmul i32 %bitcast_ln76_42, i32 %bitcast_ln76_43" [cnn_lenet.cpp:76]   --->   Operation 451 'fmul' 'mul236_49_4_1' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln76_44 = bitcast i32 %Layer3_Weights_CPU_load_23" [cnn_lenet.cpp:76]   --->   Operation 452 'bitcast' 'bitcast_ln76_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_25 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln76_45 = bitcast i32 %Layer3_Neurons_CPU_load_22" [cnn_lenet.cpp:76]   --->   Operation 453 'bitcast' 'bitcast_ln76_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_25 : Operation 454 [2/2] (12.3ns)   --->   "%mul236_49_4_2 = fmul i32 %bitcast_ln76_44, i32 %bitcast_ln76_45" [cnn_lenet.cpp:76]   --->   Operation 454 'fmul' 'mul236_49_4_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.3>
ST_26 : Operation 455 [3/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul236_49_1" [cnn_lenet.cpp:76]   --->   Operation 455 'fadd' 'somme_6' <Predicate = (!icmp_ln70)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 456 [1/2] (12.3ns)   --->   "%mul236_49_4_2 = fmul i32 %bitcast_ln76_44, i32 %bitcast_ln76_45" [cnn_lenet.cpp:76]   --->   Operation 456 'fmul' 'mul236_49_4_2' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln76_46 = bitcast i32 %Layer3_Weights_CPU_load_24" [cnn_lenet.cpp:76]   --->   Operation 457 'bitcast' 'bitcast_ln76_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_26 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln76_47 = bitcast i32 %Layer3_Neurons_CPU_load_23" [cnn_lenet.cpp:76]   --->   Operation 458 'bitcast' 'bitcast_ln76_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_26 : Operation 459 [2/2] (12.3ns)   --->   "%mul236_49_4_3 = fmul i32 %bitcast_ln76_46, i32 %bitcast_ln76_47" [cnn_lenet.cpp:76]   --->   Operation 459 'fmul' 'mul236_49_4_3' <Predicate = (!icmp_ln70)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 460 [2/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul236_49_1" [cnn_lenet.cpp:76]   --->   Operation 460 'fadd' 'somme_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 461 [1/2] (12.3ns)   --->   "%mul236_49_4_3 = fmul i32 %bitcast_ln76_46, i32 %bitcast_ln76_47" [cnn_lenet.cpp:76]   --->   Operation 461 'fmul' 'mul236_49_4_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln76_48 = bitcast i32 %Layer3_Weights_CPU_load_25" [cnn_lenet.cpp:76]   --->   Operation 462 'bitcast' 'bitcast_ln76_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln76_49 = bitcast i32 %Layer3_Neurons_CPU_load_24" [cnn_lenet.cpp:76]   --->   Operation 463 'bitcast' 'bitcast_ln76_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 464 [2/2] (12.3ns)   --->   "%mul236_49_4_4 = fmul i32 %bitcast_ln76_48, i32 %bitcast_ln76_49" [cnn_lenet.cpp:76]   --->   Operation 464 'fmul' 'mul236_49_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 465 [1/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul236_49_1" [cnn_lenet.cpp:76]   --->   Operation 465 'fadd' 'somme_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 466 [1/2] (12.3ns)   --->   "%mul236_49_4_4 = fmul i32 %bitcast_ln76_48, i32 %bitcast_ln76_49" [cnn_lenet.cpp:76]   --->   Operation 466 'fmul' 'mul236_49_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 467 [4/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul236_49_1_1" [cnn_lenet.cpp:76]   --->   Operation 467 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 468 [3/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul236_49_1_1" [cnn_lenet.cpp:76]   --->   Operation 468 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 469 [2/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul236_49_1_1" [cnn_lenet.cpp:76]   --->   Operation 469 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 470 [1/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul236_49_1_1" [cnn_lenet.cpp:76]   --->   Operation 470 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 471 [4/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul236_49_1_2" [cnn_lenet.cpp:76]   --->   Operation 471 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 472 [3/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul236_49_1_2" [cnn_lenet.cpp:76]   --->   Operation 472 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 473 [2/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul236_49_1_2" [cnn_lenet.cpp:76]   --->   Operation 473 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 474 [1/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul236_49_1_2" [cnn_lenet.cpp:76]   --->   Operation 474 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 475 [4/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul236_49_1_3" [cnn_lenet.cpp:76]   --->   Operation 475 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 476 [3/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul236_49_1_3" [cnn_lenet.cpp:76]   --->   Operation 476 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 477 [2/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul236_49_1_3" [cnn_lenet.cpp:76]   --->   Operation 477 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 478 [1/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul236_49_1_3" [cnn_lenet.cpp:76]   --->   Operation 478 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 479 [4/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul236_49_1_4" [cnn_lenet.cpp:76]   --->   Operation 479 'fadd' 'somme_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 480 [3/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul236_49_1_4" [cnn_lenet.cpp:76]   --->   Operation 480 'fadd' 'somme_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 481 [2/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul236_49_1_4" [cnn_lenet.cpp:76]   --->   Operation 481 'fadd' 'somme_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 482 [1/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul236_49_1_4" [cnn_lenet.cpp:76]   --->   Operation 482 'fadd' 'somme_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 483 [4/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul236_49_2" [cnn_lenet.cpp:76]   --->   Operation 483 'fadd' 'somme_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 484 [3/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul236_49_2" [cnn_lenet.cpp:76]   --->   Operation 484 'fadd' 'somme_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 485 [2/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul236_49_2" [cnn_lenet.cpp:76]   --->   Operation 485 'fadd' 'somme_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 486 [1/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul236_49_2" [cnn_lenet.cpp:76]   --->   Operation 486 'fadd' 'somme_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 487 [4/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul236_49_2_1" [cnn_lenet.cpp:76]   --->   Operation 487 'fadd' 'somme_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 488 [3/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul236_49_2_1" [cnn_lenet.cpp:76]   --->   Operation 488 'fadd' 'somme_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 489 [2/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul236_49_2_1" [cnn_lenet.cpp:76]   --->   Operation 489 'fadd' 'somme_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 490 [1/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul236_49_2_1" [cnn_lenet.cpp:76]   --->   Operation 490 'fadd' 'somme_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 491 [4/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul236_49_2_2" [cnn_lenet.cpp:76]   --->   Operation 491 'fadd' 'somme_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 492 [3/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul236_49_2_2" [cnn_lenet.cpp:76]   --->   Operation 492 'fadd' 'somme_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 493 [2/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul236_49_2_2" [cnn_lenet.cpp:76]   --->   Operation 493 'fadd' 'somme_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 494 [1/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul236_49_2_2" [cnn_lenet.cpp:76]   --->   Operation 494 'fadd' 'somme_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 0.00>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 495 [4/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul236_49_2_3" [cnn_lenet.cpp:76]   --->   Operation 495 'fadd' 'somme_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 496 [3/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul236_49_2_3" [cnn_lenet.cpp:76]   --->   Operation 496 'fadd' 'somme_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 497 [2/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul236_49_2_3" [cnn_lenet.cpp:76]   --->   Operation 497 'fadd' 'somme_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 498 [1/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul236_49_2_3" [cnn_lenet.cpp:76]   --->   Operation 498 'fadd' 'somme_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 499 [4/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul236_49_2_4" [cnn_lenet.cpp:76]   --->   Operation 499 'fadd' 'somme_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 500 [3/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul236_49_2_4" [cnn_lenet.cpp:76]   --->   Operation 500 'fadd' 'somme_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 501 [2/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul236_49_2_4" [cnn_lenet.cpp:76]   --->   Operation 501 'fadd' 'somme_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 502 [1/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul236_49_2_4" [cnn_lenet.cpp:76]   --->   Operation 502 'fadd' 'somme_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 503 [4/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul236_49_3" [cnn_lenet.cpp:76]   --->   Operation 503 'fadd' 'somme_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 504 [3/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul236_49_3" [cnn_lenet.cpp:76]   --->   Operation 504 'fadd' 'somme_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 505 [2/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul236_49_3" [cnn_lenet.cpp:76]   --->   Operation 505 'fadd' 'somme_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 506 [1/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul236_49_3" [cnn_lenet.cpp:76]   --->   Operation 506 'fadd' 'somme_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 507 [4/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul236_49_3_1" [cnn_lenet.cpp:76]   --->   Operation 507 'fadd' 'somme_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 508 [3/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul236_49_3_1" [cnn_lenet.cpp:76]   --->   Operation 508 'fadd' 'somme_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 509 [2/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul236_49_3_1" [cnn_lenet.cpp:76]   --->   Operation 509 'fadd' 'somme_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 510 [1/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul236_49_3_1" [cnn_lenet.cpp:76]   --->   Operation 510 'fadd' 'somme_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 511 [4/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul236_49_3_2" [cnn_lenet.cpp:76]   --->   Operation 511 'fadd' 'somme_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 512 [3/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul236_49_3_2" [cnn_lenet.cpp:76]   --->   Operation 512 'fadd' 'somme_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 513 [2/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul236_49_3_2" [cnn_lenet.cpp:76]   --->   Operation 513 'fadd' 'somme_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 514 [1/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul236_49_3_2" [cnn_lenet.cpp:76]   --->   Operation 514 'fadd' 'somme_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 515 [4/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul236_49_3_3" [cnn_lenet.cpp:76]   --->   Operation 515 'fadd' 'somme_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 10.5>
ST_79 : Operation 516 [3/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul236_49_3_3" [cnn_lenet.cpp:76]   --->   Operation 516 'fadd' 'somme_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 10.5>
ST_80 : Operation 517 [2/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul236_49_3_3" [cnn_lenet.cpp:76]   --->   Operation 517 'fadd' 'somme_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.5>
ST_81 : Operation 518 [1/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul236_49_3_3" [cnn_lenet.cpp:76]   --->   Operation 518 'fadd' 'somme_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 10.5>
ST_82 : Operation 519 [4/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul236_49_3_4" [cnn_lenet.cpp:76]   --->   Operation 519 'fadd' 'somme_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 10.5>
ST_83 : Operation 520 [3/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul236_49_3_4" [cnn_lenet.cpp:76]   --->   Operation 520 'fadd' 'somme_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 10.5>
ST_84 : Operation 521 [2/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul236_49_3_4" [cnn_lenet.cpp:76]   --->   Operation 521 'fadd' 'somme_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 10.5>
ST_85 : Operation 522 [1/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul236_49_3_4" [cnn_lenet.cpp:76]   --->   Operation 522 'fadd' 'somme_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 10.5>
ST_86 : Operation 523 [4/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul236_49_4" [cnn_lenet.cpp:76]   --->   Operation 523 'fadd' 'somme_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 10.5>
ST_87 : Operation 524 [3/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul236_49_4" [cnn_lenet.cpp:76]   --->   Operation 524 'fadd' 'somme_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 10.5>
ST_88 : Operation 525 [2/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul236_49_4" [cnn_lenet.cpp:76]   --->   Operation 525 'fadd' 'somme_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 10.5>
ST_89 : Operation 526 [1/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul236_49_4" [cnn_lenet.cpp:76]   --->   Operation 526 'fadd' 'somme_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 10.5>
ST_90 : Operation 527 [4/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul236_49_4_1" [cnn_lenet.cpp:76]   --->   Operation 527 'fadd' 'somme_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 560 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 560 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 91 <SV = 90> <Delay = 10.5>
ST_91 : Operation 528 [3/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul236_49_4_1" [cnn_lenet.cpp:76]   --->   Operation 528 'fadd' 'somme_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 10.5>
ST_92 : Operation 529 [2/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul236_49_4_1" [cnn_lenet.cpp:76]   --->   Operation 529 'fadd' 'somme_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 10.5>
ST_93 : Operation 530 [1/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul236_49_4_1" [cnn_lenet.cpp:76]   --->   Operation 530 'fadd' 'somme_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 10.5>
ST_94 : Operation 531 [4/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul236_49_4_2" [cnn_lenet.cpp:76]   --->   Operation 531 'fadd' 'somme_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 10.5>
ST_95 : Operation 532 [3/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul236_49_4_2" [cnn_lenet.cpp:76]   --->   Operation 532 'fadd' 'somme_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 10.5>
ST_96 : Operation 533 [2/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul236_49_4_2" [cnn_lenet.cpp:76]   --->   Operation 533 'fadd' 'somme_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 10.5>
ST_97 : Operation 534 [1/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul236_49_4_2" [cnn_lenet.cpp:76]   --->   Operation 534 'fadd' 'somme_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 10.5>
ST_98 : Operation 535 [4/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul236_49_4_3" [cnn_lenet.cpp:76]   --->   Operation 535 'fadd' 'somme_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 10.5>
ST_99 : Operation 536 [3/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul236_49_4_3" [cnn_lenet.cpp:76]   --->   Operation 536 'fadd' 'somme_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 10.5>
ST_100 : Operation 537 [2/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul236_49_4_3" [cnn_lenet.cpp:76]   --->   Operation 537 'fadd' 'somme_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 10.5>
ST_101 : Operation 538 [1/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul236_49_4_3" [cnn_lenet.cpp:76]   --->   Operation 538 'fadd' 'somme_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 10.5>
ST_102 : Operation 539 [4/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul236_49_4_4" [cnn_lenet.cpp:76]   --->   Operation 539 'fadd' 'somme_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 10.5>
ST_103 : Operation 540 [3/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul236_49_4_4" [cnn_lenet.cpp:76]   --->   Operation 540 'fadd' 'somme_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 10.5>
ST_104 : Operation 541 [2/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul236_49_4_4" [cnn_lenet.cpp:76]   --->   Operation 541 'fadd' 'somme_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 10.5>
ST_105 : Operation 542 [1/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul236_49_4_4" [cnn_lenet.cpp:76]   --->   Operation 542 'fadd' 'somme_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.43>
ST_106 : Operation 543 [10/10] (5.43ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 543 'call' 'tmp' <Predicate = true> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 106> <Delay = 13.9>
ST_107 : Operation 544 [9/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 544 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 107> <Delay = 13.9>
ST_108 : Operation 545 [8/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 545 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 108> <Delay = 13.9>
ST_109 : Operation 546 [7/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 546 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 109> <Delay = 13.9>
ST_110 : Operation 547 [6/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 547 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 110> <Delay = 13.9>
ST_111 : Operation 548 [5/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 548 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 111> <Delay = 13.9>
ST_112 : Operation 549 [4/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 549 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 112> <Delay = 13.9>
ST_113 : Operation 550 [3/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 550 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 113> <Delay = 13.9>
ST_114 : Operation 551 [2/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 551 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 114> <Delay = 4.24>
ST_115 : Operation 552 [1/10] (4.24ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1" [cnn_lenet.cpp:79]   --->   Operation 552 'call' 'tmp' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 14.6>
ST_116 : Operation 553 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln70_cast" [cnn_lenet.cpp:70]   --->   Operation 553 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 554 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 26, i32 0, i32 0, i32 0, void @empty_0" [cnn_lenet.cpp:71]   --->   Operation 554 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 555 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [cnn_lenet.cpp:28]   --->   Operation 555 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 556 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [cnn_lenet.cpp:70]   --->   Operation 556 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 557 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast i32 %tmp" [cnn_lenet.cpp:79]   --->   Operation 557 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 558 [1/1] (14.6ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln79, i4 15" [cnn_lenet.cpp:79]   --->   Operation 558 'write' 'write_ln79' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln70 = br void %col_loop2" [cnn_lenet.cpp:70]   --->   Operation 559 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 6.949ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_mul' [14]  (1.588 ns)
	'load' operation 17 bit ('phi_mul_load') on local variable 'phi_mul' [23]  (0.000 ns)
	'add' operation 17 bit ('add_ln76', cnn_lenet.cpp:76) [58]  (2.107 ns)
	'getelementptr' operation 17 bit ('Layer3_Weights_CPU_addr_1', cnn_lenet.cpp:76) [60]  (0.000 ns)
	'load' operation 32 bit ('Layer3_Weights_CPU_load_1', cnn_lenet.cpp:76) on array 'Layer3_Weights_CPU' [61]  (3.254 ns)

 <State 2>: 5.361ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln76_1', cnn_lenet.cpp:76) [67]  (2.107 ns)
	'getelementptr' operation 17 bit ('Layer3_Weights_CPU_addr_2', cnn_lenet.cpp:76) [69]  (0.000 ns)
	'load' operation 32 bit ('Layer3_Weights_CPU_load_2', cnn_lenet.cpp:76) on array 'Layer3_Weights_CPU' [70]  (3.254 ns)

 <State 3>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_s', cnn_lenet.cpp:76) [65]  (12.383 ns)

 <State 4>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_s', cnn_lenet.cpp:76) [65]  (12.383 ns)

 <State 5>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_s', cnn_lenet.cpp:76) [74]  (12.383 ns)

 <State 6>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_5', cnn_lenet.cpp:76) [83]  (12.383 ns)

 <State 7>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_6', cnn_lenet.cpp:76) [92]  (12.383 ns)

 <State 8>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_7', cnn_lenet.cpp:76) [101]  (12.383 ns)

 <State 9>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_1', cnn_lenet.cpp:76) [110]  (12.383 ns)

 <State 10>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_1_1', cnn_lenet.cpp:76) [119]  (12.383 ns)

 <State 11>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_1_2', cnn_lenet.cpp:76) [128]  (12.383 ns)

 <State 12>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_1_3', cnn_lenet.cpp:76) [137]  (12.383 ns)

 <State 13>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_1_4', cnn_lenet.cpp:76) [146]  (12.383 ns)

 <State 14>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_2', cnn_lenet.cpp:76) [155]  (12.383 ns)

 <State 15>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_2_1', cnn_lenet.cpp:76) [164]  (12.383 ns)

 <State 16>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_2_2', cnn_lenet.cpp:76) [173]  (12.383 ns)

 <State 17>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_2_3', cnn_lenet.cpp:76) [182]  (12.383 ns)

 <State 18>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_2_4', cnn_lenet.cpp:76) [191]  (12.383 ns)

 <State 19>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_3', cnn_lenet.cpp:76) [200]  (12.383 ns)

 <State 20>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_3_1', cnn_lenet.cpp:76) [209]  (12.383 ns)

 <State 21>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_3_2', cnn_lenet.cpp:76) [218]  (12.383 ns)

 <State 22>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_3_3', cnn_lenet.cpp:76) [227]  (12.383 ns)

 <State 23>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_3_4', cnn_lenet.cpp:76) [236]  (12.383 ns)

 <State 24>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_4', cnn_lenet.cpp:76) [245]  (12.383 ns)

 <State 25>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_4_1', cnn_lenet.cpp:76) [254]  (12.383 ns)

 <State 26>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_4_2', cnn_lenet.cpp:76) [263]  (12.383 ns)

 <State 27>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_4_3', cnn_lenet.cpp:76) [272]  (12.383 ns)

 <State 28>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul236_49_4_4', cnn_lenet.cpp:76) [281]  (12.383 ns)

 <State 29>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [120]  (10.533 ns)

 <State 30>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [120]  (10.533 ns)

 <State 31>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [120]  (10.533 ns)

 <State 32>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [120]  (10.533 ns)

 <State 33>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [129]  (10.533 ns)

 <State 34>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [129]  (10.533 ns)

 <State 35>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [129]  (10.533 ns)

 <State 36>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [129]  (10.533 ns)

 <State 37>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [138]  (10.533 ns)

 <State 38>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [138]  (10.533 ns)

 <State 39>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [138]  (10.533 ns)

 <State 40>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [138]  (10.533 ns)

 <State 41>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [147]  (10.533 ns)

 <State 42>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [147]  (10.533 ns)

 <State 43>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [147]  (10.533 ns)

 <State 44>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [147]  (10.533 ns)

 <State 45>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [156]  (10.533 ns)

 <State 46>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [156]  (10.533 ns)

 <State 47>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [156]  (10.533 ns)

 <State 48>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [156]  (10.533 ns)

 <State 49>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [165]  (10.533 ns)

 <State 50>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [165]  (10.533 ns)

 <State 51>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [165]  (10.533 ns)

 <State 52>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [165]  (10.533 ns)

 <State 53>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [174]  (10.533 ns)

 <State 54>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [174]  (10.533 ns)

 <State 55>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [174]  (10.533 ns)

 <State 56>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [174]  (10.533 ns)

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [183]  (10.533 ns)

 <State 59>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [183]  (10.533 ns)

 <State 60>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [183]  (10.533 ns)

 <State 61>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [183]  (10.533 ns)

 <State 62>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [192]  (10.533 ns)

 <State 63>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [192]  (10.533 ns)

 <State 64>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [192]  (10.533 ns)

 <State 65>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [192]  (10.533 ns)

 <State 66>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [201]  (10.533 ns)

 <State 67>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [201]  (10.533 ns)

 <State 68>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [201]  (10.533 ns)

 <State 69>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [201]  (10.533 ns)

 <State 70>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [210]  (10.533 ns)

 <State 71>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [210]  (10.533 ns)

 <State 72>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [210]  (10.533 ns)

 <State 73>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [210]  (10.533 ns)

 <State 74>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [219]  (10.533 ns)

 <State 75>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [219]  (10.533 ns)

 <State 76>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [219]  (10.533 ns)

 <State 77>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [219]  (10.533 ns)

 <State 78>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [228]  (10.533 ns)

 <State 79>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [228]  (10.533 ns)

 <State 80>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [228]  (10.533 ns)

 <State 81>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [228]  (10.533 ns)

 <State 82>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [237]  (10.533 ns)

 <State 83>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [237]  (10.533 ns)

 <State 84>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [237]  (10.533 ns)

 <State 85>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [237]  (10.533 ns)

 <State 86>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [246]  (10.533 ns)

 <State 87>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [246]  (10.533 ns)

 <State 88>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [246]  (10.533 ns)

 <State 89>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [246]  (10.533 ns)

 <State 90>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [255]  (10.533 ns)

 <State 91>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [255]  (10.533 ns)

 <State 92>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [255]  (10.533 ns)

 <State 93>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [255]  (10.533 ns)

 <State 94>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [264]  (10.533 ns)

 <State 95>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [264]  (10.533 ns)

 <State 96>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [264]  (10.533 ns)

 <State 97>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [264]  (10.533 ns)

 <State 98>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [273]  (10.533 ns)

 <State 99>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [273]  (10.533 ns)

 <State 100>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [273]  (10.533 ns)

 <State 101>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [273]  (10.533 ns)

 <State 102>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [282]  (10.533 ns)

 <State 103>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [282]  (10.533 ns)

 <State 104>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [282]  (10.533 ns)

 <State 105>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:76) [282]  (10.533 ns)

 <State 106>: 5.431ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (5.431 ns)

 <State 107>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (13.966 ns)

 <State 108>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (13.966 ns)

 <State 109>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (13.966 ns)

 <State 110>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (13.966 ns)

 <State 111>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (13.966 ns)

 <State 112>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (13.966 ns)

 <State 113>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (13.966 ns)

 <State 114>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (13.966 ns)

 <State 115>: 4.247ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:79) to 'SIGMOID' [283]  (4.247 ns)

 <State 116>: 14.600ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', cnn_lenet.cpp:70) [49]  (0.000 ns)
	bus write operation ('write_ln79', cnn_lenet.cpp:79) on port 'gmem' (cnn_lenet.cpp:79) [285]  (14.600 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
