============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:39:20 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

     Pin                  Type             Fanout Load Slew Delay Arrival   
                         (Domain)                 (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)       launch                                                0 R 
async_fifo_i_wptr_full_inst
  wfull_reg/CP                                            0    +0       0 R 
  wfull_reg/Q     DFCNQD0BWP16P90(timing)       5  4.5   58  +125     125 F 
  g423/I                                                       +0     125   
  g423/ZN         INVD0BWP16P90(timing)         2  2.0   35   +44     169 R 
  g422__8428/A2                                                +0     169   
  g422__8428/Z    AN2D0BWP16P90(timing)         1  2.2   32   +57     226 R 
  g421__4319/B                                                 +0     226   
  g421__4319/CO   HA1D0BWP16P90(timing)         1  2.2   36   +60     286 R 
  g420__6260/B                                                 +0     286   
  g420__6260/CO   HA1D0BWP16P90(timing)         2  3.0   45   +68     354 R 
  g419__5107/A1                                                +0     354   
  g419__5107/Z    AN3D0BWP16P90(timing)         1  2.2   36   +73     427 R 
  g413__1666/B                                                 +0     427   
  g413__1666/CO   HA1D0BWP16P90(timing)         1  2.2   36   +61     489 R 
  g407__9945/B                                                 +0     489   
  g407__9945/CO   HA1D0BWP16P90(timing)         1  1.7   30   +58     546 R 
  g406__9315/A1                                                +0     546   
  g406__9315/Z    XOR2D0BWP16P90(timing)        3  3.5   49   +75     621 F 
  g403__4733/A1                                                +0     621   
  g403__4733/Z    XOR2D0BWP16P90(timing)        2  2.2   33   +70     691 R 
  g425__3680/A2                                                +0     691   
  g425__3680/ZN   XNR2D0BWP16P90(timing)        1  1.2   24   +70     760 F 
  g424__5526/A1                                                +0     760   
  g424__5526/ZN   NR4D0BWP16P90(timing)         1  1.3   78   +59     819 R 
  wfull_reg/D     DFCNQD0BWP16P90(timing)                      +0     819   
  wfull_reg/CP    setup                                   0   +70     889 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                                            2000 R 
----------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1111ps 
Start-point  : async_fifo_i_wptr_full_inst/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

