Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar  2 15:51:18 2019
| Host         : LAPTOP-VKIB3AB9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.838        0.000                      0                  394        0.207        0.000                      0                  394        4.500        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.838        0.000                      0                  277        0.207        0.000                      0                  277        4.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.875        0.000                      0                  117        0.333        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 1.754ns (33.815%)  route 3.433ns (66.185%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.546     5.067    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  Lfbits/i_reg[0]/Q
                         net (fo=12, routed)          0.918     6.503    Lfbits/i_reg_n_1_[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.627    Lfbits/i__carry_i_5_n_1
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.140 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    Lfbits/x1_inferred__0/i__carry_n_1
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    Lfbits/x1_inferred__0/i__carry__0_n_1
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.374    Lfbits/x1_inferred__0/i__carry__1_n_1
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  Lfbits/x1_inferred__0/i__carry__2/CO[3]
                         net (fo=11, routed)          1.470     8.962    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.086 r  Lfbits/x[0]_i_5/O
                         net (fo=1, routed)           1.044    10.130    Lfbits/x[0]_i_5_n_1
    SLICE_X58Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.254 r  Lfbits/x[0]_i_1/O
                         net (fo=1, routed)           0.000    10.254    Lfbits/x[0]_i_1_n_1
    SLICE_X58Y78         FDPE                                         r  Lfbits/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.496    14.837    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X58Y78         FDPE                                         r  Lfbits/x_reg[0]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X58Y78         FDPE (Setup_fdpe_C_D)        0.032    15.092    Lfbits/x_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.754ns (33.948%)  route 3.413ns (66.052%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.546     5.067    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  Lfbits/i_reg[0]/Q
                         net (fo=12, routed)          0.918     6.503    Lfbits/i_reg_n_1_[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.627    Lfbits/i__carry_i_5_n_1
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.140 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    Lfbits/x1_inferred__0/i__carry_n_1
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    Lfbits/x1_inferred__0/i__carry__0_n_1
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.374    Lfbits/x1_inferred__0/i__carry__1_n_1
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  Lfbits/x1_inferred__0/i__carry__2/CO[3]
                         net (fo=11, routed)          1.688     9.180    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X56Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.304 r  Lfbits/x[4]_i_3/O
                         net (fo=1, routed)           0.806    10.110    Lfbits/x[4]_i_3_n_1
    SLICE_X58Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.234 r  Lfbits/x[4]_i_1/O
                         net (fo=1, routed)           0.000    10.234    Lfbits/x[4]_i_1_n_1
    SLICE_X58Y78         FDPE                                         r  Lfbits/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.496    14.837    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X58Y78         FDPE                                         r  Lfbits/x_reg[4]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X58Y78         FDPE (Setup_fdpe_C_D)        0.031    15.091    Lfbits/x_reg[4]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.754ns (35.290%)  route 3.216ns (64.710%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.546     5.067    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  Lfbits/i_reg[0]/Q
                         net (fo=12, routed)          0.918     6.503    Lfbits/i_reg_n_1_[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.627    Lfbits/i__carry_i_5_n_1
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.140 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    Lfbits/x1_inferred__0/i__carry_n_1
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    Lfbits/x1_inferred__0/i__carry__0_n_1
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.374    Lfbits/x1_inferred__0/i__carry__1_n_1
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  Lfbits/x1_inferred__0/i__carry__2/CO[3]
                         net (fo=11, routed)          1.250     8.742    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  Lfbits/x[1]_i_3/O
                         net (fo=1, routed)           1.047     9.913    Lfbits/x[1]_i_3_n_1
    SLICE_X58Y79         LUT6 (Prop_lut6_I3_O)        0.124    10.037 r  Lfbits/x[1]_i_1/O
                         net (fo=1, routed)           0.000    10.037    Lfbits/x[1]_i_1_n_1
    SLICE_X58Y79         FDPE                                         r  Lfbits/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.497    14.838    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X58Y79         FDPE                                         r  Lfbits/x_reg[1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X58Y79         FDPE (Setup_fdpe_C_D)        0.029    15.090    Lfbits/x_reg[1]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.630ns (34.948%)  route 3.034ns (65.052%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.546     5.067    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  Lfbits/i_reg[0]/Q
                         net (fo=12, routed)          0.918     6.503    Lfbits/i_reg_n_1_[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.627    Lfbits/i__carry_i_5_n_1
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.140 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    Lfbits/x1_inferred__0/i__carry_n_1
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    Lfbits/x1_inferred__0/i__carry__0_n_1
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.374    Lfbits/x1_inferred__0/i__carry__1_n_1
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  Lfbits/x1_inferred__0/i__carry__2/CO[3]
                         net (fo=11, routed)          1.043     8.534    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.658 r  Lfbits/i[31]_i_1/O
                         net (fo=32, routed)          1.073     9.731    Lfbits/i_0
    SLICE_X54Y85         FDCE                                         r  Lfbits/i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.437    14.778    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X54Y85         FDCE                                         r  Lfbits/i_reg[25]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y85         FDCE (Setup_fdce_C_CE)      -0.169    14.832    Lfbits/i_reg[25]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.630ns (34.948%)  route 3.034ns (65.052%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.546     5.067    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  Lfbits/i_reg[0]/Q
                         net (fo=12, routed)          0.918     6.503    Lfbits/i_reg_n_1_[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.627    Lfbits/i__carry_i_5_n_1
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.140 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    Lfbits/x1_inferred__0/i__carry_n_1
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    Lfbits/x1_inferred__0/i__carry__0_n_1
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.374    Lfbits/x1_inferred__0/i__carry__1_n_1
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  Lfbits/x1_inferred__0/i__carry__2/CO[3]
                         net (fo=11, routed)          1.043     8.534    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.658 r  Lfbits/i[31]_i_1/O
                         net (fo=32, routed)          1.073     9.731    Lfbits/i_0
    SLICE_X54Y85         FDCE                                         r  Lfbits/i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.437    14.778    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X54Y85         FDCE                                         r  Lfbits/i_reg[28]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y85         FDCE (Setup_fdce_C_CE)      -0.169    14.832    Lfbits/i_reg[28]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 Lfbits/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.076ns (43.462%)  route 2.701ns (56.538%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.613     5.134    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X62Y79         FDCE                                         r  Lfbits/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.419     5.553 r  Lfbits/j_reg[1]/Q
                         net (fo=9, routed)           0.842     6.394    Lfbits/j_reg_n_1_[1]
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.299     6.693 r  Lfbits/x1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.693    Lfbits/x1_carry_i_6_n_1
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.225 r  Lfbits/x1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.225    Lfbits/x1_carry_n_1
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  Lfbits/x1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    Lfbits/x1_carry__0_n_1
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  Lfbits/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.453    Lfbits/x1_carry__1_n_1
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 f  Lfbits/x1_carry__2/CO[3]
                         net (fo=8, routed)           1.433     9.001    Lfbits/x1_carry__2_n_1
    SLICE_X58Y79         LUT5 (Prop_lut5_I2_O)        0.152     9.153 r  Lfbits/x[3]_i_2/O
                         net (fo=2, routed)           0.426     9.578    Lfbits/x[3]_i_2_n_1
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.332     9.910 r  Lfbits/x[3]_i_1/O
                         net (fo=1, routed)           0.000     9.910    Lfbits/x[3]_i_1_n_1
    SLICE_X59Y79         FDPE                                         r  Lfbits/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.497    14.838    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X59Y79         FDPE                                         r  Lfbits/x_reg[3]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y79         FDPE (Setup_fdpe_C_D)        0.029    15.090    Lfbits/x_reg[3]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.630ns (36.037%)  route 2.893ns (63.964%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.546     5.067    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  Lfbits/i_reg[0]/Q
                         net (fo=12, routed)          0.918     6.503    Lfbits/i_reg_n_1_[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.627    Lfbits/i__carry_i_5_n_1
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.140 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    Lfbits/x1_inferred__0/i__carry_n_1
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    Lfbits/x1_inferred__0/i__carry__0_n_1
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.374    Lfbits/x1_inferred__0/i__carry__1_n_1
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  Lfbits/x1_inferred__0/i__carry__2/CO[3]
                         net (fo=11, routed)          1.043     8.534    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.658 r  Lfbits/i[31]_i_1/O
                         net (fo=32, routed)          0.932     9.590    Lfbits/i_0
    SLICE_X54Y84         FDCE                                         r  Lfbits/i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.436    14.777    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X54Y84         FDCE                                         r  Lfbits/i_reg[21]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X54Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.831    Lfbits/i_reg[21]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.630ns (36.037%)  route 2.893ns (63.964%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.546     5.067    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  Lfbits/i_reg[0]/Q
                         net (fo=12, routed)          0.918     6.503    Lfbits/i_reg_n_1_[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.627    Lfbits/i__carry_i_5_n_1
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.140 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    Lfbits/x1_inferred__0/i__carry_n_1
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    Lfbits/x1_inferred__0/i__carry__0_n_1
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.374    Lfbits/x1_inferred__0/i__carry__1_n_1
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  Lfbits/x1_inferred__0/i__carry__2/CO[3]
                         net (fo=11, routed)          1.043     8.534    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.658 r  Lfbits/i[31]_i_1/O
                         net (fo=32, routed)          0.932     9.590    Lfbits/i_0
    SLICE_X54Y84         FDCE                                         r  Lfbits/i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.436    14.777    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X54Y84         FDCE                                         r  Lfbits/i_reg[22]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X54Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.831    Lfbits/i_reg[22]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.630ns (36.037%)  route 2.893ns (63.964%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.546     5.067    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  Lfbits/i_reg[0]/Q
                         net (fo=12, routed)          0.918     6.503    Lfbits/i_reg_n_1_[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.627    Lfbits/i__carry_i_5_n_1
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.140 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    Lfbits/x1_inferred__0/i__carry_n_1
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    Lfbits/x1_inferred__0/i__carry__0_n_1
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.374    Lfbits/x1_inferred__0/i__carry__1_n_1
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  Lfbits/x1_inferred__0/i__carry__2/CO[3]
                         net (fo=11, routed)          1.043     8.534    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.658 r  Lfbits/i[31]_i_1/O
                         net (fo=32, routed)          0.932     9.590    Lfbits/i_0
    SLICE_X54Y84         FDCE                                         r  Lfbits/i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.436    14.777    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X54Y84         FDCE                                         r  Lfbits/i_reg[23]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X54Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.831    Lfbits/i_reg[23]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.630ns (36.037%)  route 2.893ns (63.964%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.546     5.067    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  Lfbits/i_reg[0]/Q
                         net (fo=12, routed)          0.918     6.503    Lfbits/i_reg_n_1_[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.627    Lfbits/i__carry_i_5_n_1
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.140 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    Lfbits/x1_inferred__0/i__carry_n_1
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    Lfbits/x1_inferred__0/i__carry__0_n_1
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.374    Lfbits/x1_inferred__0/i__carry__1_n_1
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  Lfbits/x1_inferred__0/i__carry__2/CO[3]
                         net (fo=11, routed)          1.043     8.534    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.658 r  Lfbits/i[31]_i_1/O
                         net (fo=32, routed)          0.932     9.590    Lfbits/i_0
    SLICE_X54Y84         FDCE                                         r  Lfbits/i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.436    14.777    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X54Y84         FDCE                                         r  Lfbits/i_reg[24]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X54Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.831    Lfbits/i_reg[24]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Lfbits/x_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.302%)  route 0.157ns (52.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.582     1.465    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X58Y78         FDPE                                         r  Lfbits/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  Lfbits/x_reg[0]/Q
                         net (fo=10, routed)          0.157     1.763    Lxversy/D[0]
    SLICE_X58Y77         FDCE                                         r  Lxversy/y_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.849     1.976    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  Lxversy/y_reg[7]_lopt_replica/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y77         FDCE (Hold_fdce_C_D)         0.078     1.556    Lxversy/y_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reception/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reception/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.495%)  route 0.132ns (41.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.579     1.462    reception/clk_debug_OBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  reception/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  reception/r_Bit_Index_reg[2]/Q
                         net (fo=7, routed)           0.132     1.735    reception/r_Bit_Index_reg_n_1_[2]
    SLICE_X61Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  reception/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    reception/r_RX_Byte[2]_i_1_n_1
    SLICE_X61Y76         FDRE                                         r  reception/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.846     1.974    reception/clk_debug_OBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  reception/r_RX_Byte_reg[2]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.092     1.568    reception/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 transmit/nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.190ns (56.167%)  route 0.148ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.589     1.472    transmit/clk_debug_OBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  transmit/nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  transmit/nextstate_reg/Q
                         net (fo=2, routed)           0.148     1.762    transmit/nextstate
    SLICE_X63Y83         LUT3 (Prop_lut3_I0_O)        0.049     1.811 r  transmit/state_i_1/O
                         net (fo=1, routed)           0.000     1.811    transmit/state_i_1_n_1
    SLICE_X63Y83         FDCE                                         r  transmit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.856     1.984    transmit/clk_debug_OBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  transmit/state_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.107     1.592    transmit/state_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reception/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reception/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.579     1.462    reception/clk_debug_OBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  reception/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  reception/r_Bit_Index_reg[2]/Q
                         net (fo=7, routed)           0.133     1.736    reception/r_Bit_Index_reg_n_1_[2]
    SLICE_X61Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  reception/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    reception/r_Bit_Index[2]_i_1_n_1
    SLICE_X61Y75         FDRE                                         r  reception/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.845     1.973    reception/clk_debug_OBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  reception/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.092     1.554    reception/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Lxversy/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/rightshiftsignal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.170%)  route 0.127ns (37.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X60Y79         FDCE                                         r  Lxversy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  Lxversy/y_reg[4]/Q
                         net (fo=1, routed)           0.127     1.757    transmit/Q[3]
    SLICE_X59Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  transmit/rightshiftsignal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    transmit/rightshiftsignal[4]_i_1_n_1
    SLICE_X59Y80         FDRE                                         r  transmit/rightshiftsignal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.851     1.979    transmit/clk_debug_OBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  transmit/rightshiftsignal_reg[4]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.091     1.572    transmit/rightshiftsignal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Lxversy/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/rightshiftsignal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.139%)  route 0.141ns (39.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.584     1.467    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X60Y80         FDCE                                         r  Lxversy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  Lxversy/y_reg[5]/Q
                         net (fo=1, routed)           0.141     1.772    transmit/Q[2]
    SLICE_X58Y81         LUT3 (Prop_lut3_I2_O)        0.049     1.821 r  transmit/rightshiftsignal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    transmit/rightshiftsignal[3]_i_1_n_1
    SLICE_X58Y81         FDRE                                         r  transmit/rightshiftsignal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.853     1.980    transmit/clk_debug_OBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  transmit/rightshiftsignal_reg[3]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.107     1.589    transmit/rightshiftsignal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 transmit/shift_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/bitcounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.090%)  route 0.185ns (49.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.588     1.471    transmit/clk_debug_OBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  transmit/shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  transmit/shift_reg/Q
                         net (fo=17, routed)          0.185     1.798    transmit/shift_reg_n_1
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  transmit/bitcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    transmit/bitcounter[0]_i_1_n_1
    SLICE_X64Y83         FDCE                                         r  transmit/bitcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.856     1.984    transmit/clk_debug_OBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  transmit/bitcounter_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y83         FDCE (Hold_fdce_C_D)         0.121     1.606    transmit/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 transmit/bitcounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/shift_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.308%)  route 0.138ns (39.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.588     1.471    transmit/clk_debug_OBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  transmit/bitcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164     1.635 f  transmit/bitcounter_reg[1]/Q
                         net (fo=7, routed)           0.138     1.773    transmit/bitcounter_reg__0[1]
    SLICE_X63Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  transmit/shift_i_1/O
                         net (fo=1, routed)           0.000     1.818    transmit/shift_i_1_n_1
    SLICE_X63Y83         FDCE                                         r  transmit/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.856     1.984    transmit/clk_debug_OBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  transmit/shift_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.092     1.577    transmit/shift_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 transmit/bitcounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/bitcounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.212ns (55.743%)  route 0.168ns (44.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.588     1.471    transmit/clk_debug_OBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  transmit/bitcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  transmit/bitcounter_reg[0]/Q
                         net (fo=4, routed)           0.168     1.804    transmit/bitcounter_reg_n_1_[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I2_O)        0.048     1.852 r  transmit/bitcounter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.852    transmit/p_0_in[3]
    SLICE_X64Y83         FDCE                                         r  transmit/bitcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.856     1.984    transmit/clk_debug_OBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  transmit/bitcounter_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y83         FDCE (Hold_fdce_C_D)         0.131     1.602    transmit/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reception/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reception/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.149%)  route 0.217ns (53.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.579     1.462    reception/clk_debug_OBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  reception/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  reception/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=27, routed)          0.217     1.820    reception/r_SM_Main[0]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  reception/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.865    reception/r_RX_Byte[4]_i_1_n_1
    SLICE_X60Y75         FDRE                                         r  reception/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.845     1.973    reception/clk_debug_OBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  reception/r_RX_Byte_reg[4]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X60Y75         FDRE (Hold_fdre_C_D)         0.120     1.615    reception/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y73   Lcontrole/FSM_sequential_setat_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72   Lcontrole/FSM_sequential_setat_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72   Lcontrole/resetFbits_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y73   Lcontrole/startFbits_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y73   Lcontrole/startTransmit_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72   Lcontrole/startXtoY_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y73   Lcontrole/startreception_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y80   Lfbits/FSM_sequential_setat_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y81   Lfbits/i_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   transmit/TxD_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   transmit/TxD_reg_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y81   Lfbits/i_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   Lfbits/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   Lfbits/i_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y80   Lfbits/i_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y80   Lfbits/i_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y80   Lfbits/i_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y80   Lfbits/i_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y80   Lfbits/i_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y80   Lfbits/FSM_sequential_setat_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   Lfbits/i_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   Lfbits/i_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   Lfbits/i_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   Lfbits/i_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y79   Lfbits/i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   Lfbits/i_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   Lfbits/i_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   Lfbits/i_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y80   Lfbits/i_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.456ns (12.567%)  route 3.172ns (87.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         3.172     8.758    Lfbits/reset
    SLICE_X54Y79         FDCE                                         f  Lfbits/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.431    14.772    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X54Y79         FDCE                                         r  Lfbits/i_reg[3]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X54Y79         FDCE (Recov_fdce_C_CLR)     -0.361    14.634    Lfbits/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.456ns (12.567%)  route 3.172ns (87.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         3.172     8.758    Lfbits/reset
    SLICE_X54Y79         FDCE                                         f  Lfbits/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.431    14.772    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X54Y79         FDCE                                         r  Lfbits/i_reg[2]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X54Y79         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    Lfbits/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.456ns (13.099%)  route 3.025ns (86.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         3.025     8.611    Lfbits/reset
    SLICE_X56Y79         FDCE                                         f  Lfbits/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.432    14.773    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[1]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X56Y79         FDCE (Recov_fdce_C_CLR)     -0.361    14.635    Lfbits/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.456ns (13.099%)  route 3.025ns (86.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         3.025     8.611    Lfbits/reset
    SLICE_X56Y79         FDCE                                         f  Lfbits/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.432    14.773    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y79         FDCE                                         r  Lfbits/i_reg[0]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X56Y79         FDCE (Recov_fdce_C_CLR)     -0.319    14.677    Lfbits/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.456ns (13.690%)  route 2.875ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         2.875     8.461    Lfbits/reset
    SLICE_X56Y81         FDCE                                         f  Lfbits/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433    14.774    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y81         FDCE                                         r  Lfbits/i_reg[12]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X56Y81         FDCE (Recov_fdce_C_CLR)     -0.361    14.636    Lfbits/i_reg[12]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.456ns (13.690%)  route 2.875ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         2.875     8.461    Lfbits/reset
    SLICE_X56Y81         FDCE                                         f  Lfbits/i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433    14.774    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y81         FDCE                                         r  Lfbits/i_reg[13]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X56Y81         FDCE (Recov_fdce_C_CLR)     -0.361    14.636    Lfbits/i_reg[13]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.456ns (13.690%)  route 2.875ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         2.875     8.461    Lfbits/reset
    SLICE_X56Y81         FDCE                                         f  Lfbits/i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433    14.774    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y81         FDCE                                         r  Lfbits/i_reg[10]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X56Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.678    Lfbits/i_reg[10]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.456ns (13.690%)  route 2.875ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         2.875     8.461    Lfbits/reset
    SLICE_X56Y81         FDCE                                         f  Lfbits/i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433    14.774    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y81         FDCE                                         r  Lfbits/i_reg[11]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X56Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.678    Lfbits/i_reg[11]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.456ns (13.894%)  route 2.826ns (86.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         2.826     8.412    Lfbits/reset
    SLICE_X56Y82         FDCE                                         f  Lfbits/i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.435    14.776    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y82         FDCE                                         r  Lfbits/i_reg[16]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X56Y82         FDCE (Recov_fdce_C_CLR)     -0.361    14.638    Lfbits/i_reg[16]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.456ns (13.894%)  route 2.826ns (86.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.609     5.130    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         2.826     8.412    Lfbits/reset
    SLICE_X56Y82         FDCE                                         f  Lfbits/i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         1.435    14.776    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X56Y82         FDCE                                         r  Lfbits/i_reg[17]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X56Y82         FDCE (Recov_fdce_C_CLR)     -0.361    14.638    Lfbits/i_reg[17]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/enable_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.555%)  route 0.132ns (48.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.132     1.740    Lxversy/reset
    SLICE_X61Y72         FDCE                                         f  Lxversy/enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.849     1.976    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X61Y72         FDCE                                         r  Lxversy/enable_reg/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    Lxversy/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[0]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.050%)  route 0.299ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.299     1.906    Lxversy/reset
    SLICE_X58Y74         FDCE                                         f  Lxversy/y_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.845     1.973    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  Lxversy/y_reg[0]_lopt_replica/C
                         clock pessimism             -0.478     1.495    
    SLICE_X58Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    Lxversy/y_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[1]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.050%)  route 0.299ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.299     1.906    Lxversy/reset
    SLICE_X58Y74         FDCE                                         f  Lxversy/y_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.845     1.973    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  Lxversy/y_reg[1]_lopt_replica/C
                         clock pessimism             -0.478     1.495    
    SLICE_X58Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    Lxversy/y_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.050%)  route 0.299ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.299     1.906    Lxversy/reset
    SLICE_X58Y74         FDCE                                         f  Lxversy/y_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.845     1.973    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  Lxversy/y_reg[2]_lopt_replica/C
                         clock pessimism             -0.478     1.495    
    SLICE_X58Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    Lxversy/y_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.050%)  route 0.299ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.299     1.906    Lxversy/reset
    SLICE_X58Y74         FDCE                                         f  Lxversy/y_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.845     1.973    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  Lxversy/y_reg[3]_lopt_replica/C
                         clock pessimism             -0.478     1.495    
    SLICE_X58Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    Lxversy/y_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/l_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.227%)  route 0.493ns (77.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.493     2.101    Lfbits/reset
    SLICE_X59Y77         FDCE                                         f  Lfbits/l_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.849     1.976    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  Lfbits/l_reg[0]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X59Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    Lfbits/l_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/l_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.227%)  route 0.493ns (77.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.493     2.101    Lfbits/reset
    SLICE_X59Y77         FDCE                                         f  Lfbits/l_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.849     1.976    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  Lfbits/l_reg[1]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X59Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    Lfbits/l_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/l_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.227%)  route 0.493ns (77.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.493     2.101    Lfbits/reset
    SLICE_X59Y77         FDCE                                         f  Lfbits/l_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.849     1.976    Lfbits/clk_debug_OBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  Lfbits/l_reg[2]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X59Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    Lfbits/l_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.076%)  route 0.498ns (77.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.498     2.105    Lxversy/reset
    SLICE_X58Y77         FDCE                                         f  Lxversy/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.849     1.976    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  Lxversy/y_reg[2]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X58Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    Lxversy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.076%)  route 0.498ns (77.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.583     1.466    Lcontrole/clk_debug_OBUF_BUFG
    SLICE_X62Y72         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.498     2.105    Lxversy/reset
    SLICE_X58Y77         FDCE                                         f  Lxversy/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.849     1.976    Lxversy/clk_debug_OBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  Lxversy/y_reg[3]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X58Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    Lxversy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.699    





