[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitGenBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 262
LIB: work
FILE: ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv
n<> u<261> t<Top_level_rule> c<1> l<30:1> el<76:1>
  n<> u<1> t<Null_rule> p<261> s<2> l<30:1> el<30:1>
  n<//`default_nettype none> u<2> t<LINE_COMMENT> p<261> s<3> l<3:1> el<3:24>
  n</*\nmodule top;\n  generate\n     //   if (1) begin\n                        \n      //          wire t;\n     //   end\n\n        if (1) begin : blk1\n                \n                wire t1;\n                wire t2;\n        end else if (0)\n        begin  : blk2\n                wire t3;\n                wire t4;\n        end\n          else begin : blk3\n                wire t5;\n                wire t6;\n        end\n  endgenerate\nendmodule\n*/> u<3> t<BLOCK_COMMENT> p<261> s<260> l<30:1> el<74:10>
  n<> u<260> t<Source_text> p<261> c<259> l<30:1> el<74:10>
    n<> u<259> t<Description> p<260> c<258> l<30:1> el<74:10>
      n<> u<258> t<Module_declaration> p<259> c<7> l<30:1> el<74:10>
        n<> u<7> t<Module_ansi_header> p<258> c<4> s<138> l<30:1> el<30:12>
          n<module> u<4> t<Module_keyword> p<7> s<5> l<30:1> el<30:7>
          n<top> u<5> t<STRING_CONST> p<7> s<6> l<30:8> el<30:11>
          n<> u<6> t<Package_import_declaration_list> p<7> l<30:11> el<30:11>
        n<> u<138> t<Non_port_module_item> p<258> c<137> s<154> l<31:9> el<64:20>
          n<> u<137> t<Generate_region> p<138> c<83> l<31:9> el<64:20>
            n<> u<83> t<Generate_item> p<137> c<82> s<135> l<33:17> el<50:20>
              n<> u<82> t<Module_or_generate_item> p<83> c<81> l<33:17> el<50:20>
                n<> u<81> t<Module_common_item> p<82> c<80> l<33:17> el<50:20>
                  n<> u<80> t<Conditional_generate_construct> p<81> c<79> l<33:17> el<50:20>
                    n<> u<79> t<If_generate_construct> p<80> c<78> l<33:17> el<50:20>
                      n<> u<78> t<IF> p<79> s<11> l<33:17> el<33:19>
                      n<> u<11> t<Constant_expression> p<79> c<10> s<77> l<33:21> el<33:22>
                        n<> u<10> t<Constant_primary> p<11> c<9> l<33:21> el<33:22>
                          n<> u<9> t<Primary_literal> p<10> c<8> l<33:21> el<33:22>
                            n<1> u<8> t<INT_CONST> p<9> l<33:21> el<33:22>
                      n<> u<77> t<Generate_item> p<79> c<76> l<33:24> el<50:20>
                        n<> u<76> t<Generate_begin_end_block> p<77> c<22> l<33:24> el<50:20>
                          n<> u<22> t<Generate_item> p<76> c<21> s<63> l<35:25> el<35:32>
                            n<> u<21> t<Module_or_generate_item> p<22> c<20> l<35:25> el<35:32>
                              n<> u<20> t<Module_common_item> p<21> c<19> l<35:25> el<35:32>
                                n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<35:25> el<35:32>
                                  n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<35:25> el<35:32>
                                    n<> u<17> t<Net_declaration> p<18> c<12> l<35:25> el<35:32>
                                      n<> u<12> t<NetType_Wire> p<17> s<13> l<35:25> el<35:29>
                                      n<> u<13> t<Data_type_or_implicit> p<17> s<16> l<35:30> el<35:30>
                                      n<> u<16> t<Net_decl_assignment_list> p<17> c<15> l<35:30> el<35:31>
                                        n<> u<15> t<Net_decl_assignment> p<16> c<14> l<35:30> el<35:31>
                                          n<t> u<14> t<STRING_CONST> p<15> l<35:30> el<35:31>
                          n<> u<63> t<Generate_item> p<76> c<62> s<74> l<37:25> el<45:28>
                            n<> u<62> t<Generate_begin_end_block> p<63> c<23> l<37:25> el<45:28>
                              n<foo> u<23> t<STRING_CONST> p<62> s<34> l<37:33> el<37:36>
                              n<> u<34> t<Generate_item> p<62> c<33> s<45> l<38:33> el<38:41>
                                n<> u<33> t<Module_or_generate_item> p<34> c<32> l<38:33> el<38:41>
                                  n<> u<32> t<Module_common_item> p<33> c<31> l<38:33> el<38:41>
                                    n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<38:33> el<38:41>
                                      n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<38:33> el<38:41>
                                        n<> u<29> t<Net_declaration> p<30> c<24> l<38:33> el<38:41>
                                          n<> u<24> t<NetType_Wire> p<29> s<25> l<38:33> el<38:37>
                                          n<> u<25> t<Data_type_or_implicit> p<29> s<28> l<38:38> el<38:38>
                                          n<> u<28> t<Net_decl_assignment_list> p<29> c<27> l<38:38> el<38:40>
                                            n<> u<27> t<Net_decl_assignment> p<28> c<26> l<38:38> el<38:40>
                                              n<x1> u<26> t<STRING_CONST> p<27> l<38:38> el<38:40>
                              n<> u<45> t<Generate_item> p<62> c<44> s<60> l<39:33> el<39:41>
                                n<> u<44> t<Module_or_generate_item> p<45> c<43> l<39:33> el<39:41>
                                  n<> u<43> t<Module_common_item> p<44> c<42> l<39:33> el<39:41>
                                    n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<39:33> el<39:41>
                                      n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<39:33> el<39:41>
                                        n<> u<40> t<Net_declaration> p<41> c<35> l<39:33> el<39:41>
                                          n<> u<35> t<NetType_Wire> p<40> s<36> l<39:33> el<39:37>
                                          n<> u<36> t<Data_type_or_implicit> p<40> s<39> l<39:38> el<39:38>
                                          n<> u<39> t<Net_decl_assignment_list> p<40> c<38> l<39:38> el<39:40>
                                            n<> u<38> t<Net_decl_assignment> p<39> c<37> l<39:38> el<39:40>
                                              n<y1> u<37> t<STRING_CONST> p<38> l<39:38> el<39:40>
                              n<> u<60> t<Generate_item> p<62> c<59> s<61> l<41:33> el<43:36>
                                n<> u<59> t<Generate_begin_end_block> p<60> c<46> l<41:33> el<43:36>
                                  n<bar1> u<46> t<STRING_CONST> p<59> s<57> l<41:41> el<41:45>
                                  n<> u<57> t<Generate_item> p<59> c<56> s<58> l<42:35> el<42:43>
                                    n<> u<56> t<Module_or_generate_item> p<57> c<55> l<42:35> el<42:43>
                                      n<> u<55> t<Module_common_item> p<56> c<54> l<42:35> el<42:43>
                                        n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<42:35> el<42:43>
                                          n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<42:35> el<42:43>
                                            n<> u<52> t<Net_declaration> p<53> c<47> l<42:35> el<42:43>
                                              n<> u<47> t<NetType_Wire> p<52> s<48> l<42:35> el<42:39>
                                              n<> u<48> t<Data_type_or_implicit> p<52> s<51> l<42:40> el<42:40>
                                              n<> u<51> t<Net_decl_assignment_list> p<52> c<50> l<42:40> el<42:42>
                                                n<> u<50> t<Net_decl_assignment> p<51> c<49> l<42:40> el<42:42>
                                                  n<z1> u<49> t<STRING_CONST> p<50> l<42:40> el<42:42>
                                  n<> u<58> t<END> p<59> l<43:33> el<43:36>
                              n<> u<61> t<END> p<62> l<45:25> el<45:28>
                          n<> u<74> t<Generate_item> p<76> c<73> s<75> l<47:25> el<47:32>
                            n<> u<73> t<Module_or_generate_item> p<74> c<72> l<47:25> el<47:32>
                              n<> u<72> t<Module_common_item> p<73> c<71> l<47:25> el<47:32>
                                n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<47:25> el<47:32>
                                  n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<47:25> el<47:32>
                                    n<> u<69> t<Net_declaration> p<70> c<64> l<47:25> el<47:32>
                                      n<> u<64> t<NetType_Wire> p<69> s<65> l<47:25> el<47:29>
                                      n<> u<65> t<Data_type_or_implicit> p<69> s<68> l<47:30> el<47:30>
                                      n<> u<68> t<Net_decl_assignment_list> p<69> c<67> l<47:30> el<47:31>
                                        n<> u<67> t<Net_decl_assignment> p<68> c<66> l<47:30> el<47:31>
                                          n<u> u<66> t<STRING_CONST> p<67> l<47:30> el<47:31>
                          n<> u<75> t<END> p<76> l<50:17> el<50:20>
            n<> u<135> t<Generate_item> p<137> c<134> s<136> l<53:17> el<62:20>
              n<> u<134> t<Generate_begin_end_block> p<135> c<84> l<53:17> el<62:20>
                n<bar2> u<84> t<STRING_CONST> p<134> s<95> l<53:25> el<53:29>
                n<> u<95> t<Generate_item> p<134> c<94> s<106> l<54:25> el<54:33>
                  n<> u<94> t<Module_or_generate_item> p<95> c<93> l<54:25> el<54:33>
                    n<> u<93> t<Module_common_item> p<94> c<92> l<54:25> el<54:33>
                      n<> u<92> t<Module_or_generate_item_declaration> p<93> c<91> l<54:25> el<54:33>
                        n<> u<91> t<Package_or_generate_item_declaration> p<92> c<90> l<54:25> el<54:33>
                          n<> u<90> t<Net_declaration> p<91> c<85> l<54:25> el<54:33>
                            n<> u<85> t<NetType_Wire> p<90> s<86> l<54:25> el<54:29>
                            n<> u<86> t<Data_type_or_implicit> p<90> s<89> l<54:30> el<54:30>
                            n<> u<89> t<Net_decl_assignment_list> p<90> c<88> l<54:30> el<54:32>
                              n<> u<88> t<Net_decl_assignment> p<89> c<87> l<54:30> el<54:32>
                                n<x2> u<87> t<STRING_CONST> p<88> l<54:30> el<54:32>
                n<> u<106> t<Generate_item> p<134> c<105> s<132> l<56:25> el<56:33>
                  n<> u<105> t<Module_or_generate_item> p<106> c<104> l<56:25> el<56:33>
                    n<> u<104> t<Module_common_item> p<105> c<103> l<56:25> el<56:33>
                      n<> u<103> t<Module_or_generate_item_declaration> p<104> c<102> l<56:25> el<56:33>
                        n<> u<102> t<Package_or_generate_item_declaration> p<103> c<101> l<56:25> el<56:33>
                          n<> u<101> t<Net_declaration> p<102> c<96> l<56:25> el<56:33>
                            n<> u<96> t<NetType_Wire> p<101> s<97> l<56:25> el<56:29>
                            n<> u<97> t<Data_type_or_implicit> p<101> s<100> l<56:30> el<56:30>
                            n<> u<100> t<Net_decl_assignment_list> p<101> c<99> l<56:30> el<56:32>
                              n<> u<99> t<Net_decl_assignment> p<100> c<98> l<56:30> el<56:32>
                                n<y2> u<98> t<STRING_CONST> p<99> l<56:30> el<56:32>
                n<> u<132> t<Generate_item> p<134> c<131> s<133> l<57:25> el<60:28>
                  n<> u<131> t<Generate_begin_end_block> p<132> c<107> l<57:25> el<60:28>
                    n<baz> u<107> t<STRING_CONST> p<131> s<118> l<57:33> el<57:36>
                    n<> u<118> t<Generate_item> p<131> c<117> s<129> l<58:33> el<58:41>
                      n<> u<117> t<Module_or_generate_item> p<118> c<116> l<58:33> el<58:41>
                        n<> u<116> t<Module_common_item> p<117> c<115> l<58:33> el<58:41>
                          n<> u<115> t<Module_or_generate_item_declaration> p<116> c<114> l<58:33> el<58:41>
                            n<> u<114> t<Package_or_generate_item_declaration> p<115> c<113> l<58:33> el<58:41>
                              n<> u<113> t<Net_declaration> p<114> c<108> l<58:33> el<58:41>
                                n<> u<108> t<NetType_Wire> p<113> s<109> l<58:33> el<58:37>
                                n<> u<109> t<Data_type_or_implicit> p<113> s<112> l<58:38> el<58:38>
                                n<> u<112> t<Net_decl_assignment_list> p<113> c<111> l<58:38> el<58:40>
                                  n<> u<111> t<Net_decl_assignment> p<112> c<110> l<58:38> el<58:40>
                                    n<x3> u<110> t<STRING_CONST> p<111> l<58:38> el<58:40>
                    n<> u<129> t<Generate_item> p<131> c<128> s<130> l<59:32> el<59:40>
                      n<> u<128> t<Module_or_generate_item> p<129> c<127> l<59:32> el<59:40>
                        n<> u<127> t<Module_common_item> p<128> c<126> l<59:32> el<59:40>
                          n<> u<126> t<Module_or_generate_item_declaration> p<127> c<125> l<59:32> el<59:40>
                            n<> u<125> t<Package_or_generate_item_declaration> p<126> c<124> l<59:32> el<59:40>
                              n<> u<124> t<Net_declaration> p<125> c<119> l<59:32> el<59:40>
                                n<> u<119> t<NetType_Wire> p<124> s<120> l<59:32> el<59:36>
                                n<> u<120> t<Data_type_or_implicit> p<124> s<123> l<59:37> el<59:37>
                                n<> u<123> t<Net_decl_assignment_list> p<124> c<122> l<59:37> el<59:39>
                                  n<> u<122> t<Net_decl_assignment> p<123> c<121> l<59:37> el<59:39>
                                    n<z3> u<121> t<STRING_CONST> p<122> l<59:37> el<59:39>
                    n<> u<130> t<END> p<131> l<60:25> el<60:28>
                n<> u<133> t<END> p<134> l<62:17> el<62:20>
            n<> u<136> t<ENDGENERATE> p<137> l<64:9> el<64:20>
        n<> u<154> t<Non_port_module_item> p<258> c<153> s<172> l<66:9> el<66:30>
          n<> u<153> t<Module_or_generate_item> p<154> c<152> l<66:9> el<66:30>
            n<> u<152> t<Module_common_item> p<153> c<151> l<66:9> el<66:30>
              n<> u<151> t<Continuous_assign> p<152> c<150> l<66:9> el<66:30>
                n<> u<150> t<Net_assignment_list> p<151> c<149> l<66:16> el<66:29>
                  n<> u<149> t<Net_assignment> p<150> c<144> l<66:16> el<66:29>
                    n<> u<144> t<Net_lvalue> p<149> c<140> s<148> l<66:16> el<66:25>
                      n<> u<140> t<Ps_or_hierarchical_identifier> p<144> c<139> s<143> l<66:16> el<66:23>
                        n<genblk1> u<139> t<STRING_CONST> p<140> l<66:16> el<66:23>
                      n<> u<143> t<Constant_select> p<144> c<141> l<66:23> el<66:25>
                        n<t> u<141> t<STRING_CONST> p<143> s<142> l<66:24> el<66:25>
                        n<> u<142> t<Constant_bit_select> p<143> l<66:26> el<66:26>
                    n<> u<148> t<Expression> p<149> c<147> l<66:28> el<66:29>
                      n<> u<147> t<Primary> p<148> c<146> l<66:28> el<66:29>
                        n<> u<146> t<Primary_literal> p<147> c<145> l<66:28> el<66:29>
                          n<1> u<145> t<INT_CONST> p<146> l<66:28> el<66:29>
        n<> u<172> t<Non_port_module_item> p<258> c<171> s<188> l<67:9> el<67:35>
          n<> u<171> t<Module_or_generate_item> p<172> c<170> l<67:9> el<67:35>
            n<> u<170> t<Module_common_item> p<171> c<169> l<67:9> el<67:35>
              n<> u<169> t<Continuous_assign> p<170> c<168> l<67:9> el<67:35>
                n<> u<168> t<Net_assignment_list> p<169> c<167> l<67:16> el<67:34>
                  n<> u<167> t<Net_assignment> p<168> c<162> l<67:16> el<67:34>
                    n<> u<162> t<Net_lvalue> p<167> c<156> s<166> l<67:16> el<67:30>
                      n<> u<156> t<Ps_or_hierarchical_identifier> p<162> c<155> s<161> l<67:16> el<67:23>
                        n<genblk1> u<155> t<STRING_CONST> p<156> l<67:16> el<67:23>
                      n<> u<161> t<Constant_select> p<162> c<157> l<67:23> el<67:30>
                        n<foo> u<157> t<STRING_CONST> p<161> s<158> l<67:24> el<67:27>
                        n<> u<158> t<Constant_bit_select> p<161> s<159> l<67:27> el<67:27>
                        n<x1> u<159> t<STRING_CONST> p<161> s<160> l<67:28> el<67:30>
                        n<> u<160> t<Constant_bit_select> p<161> l<67:31> el<67:31>
                    n<> u<166> t<Expression> p<167> c<165> l<67:33> el<67:34>
                      n<> u<165> t<Primary> p<166> c<164> l<67:33> el<67:34>
                        n<> u<164> t<Primary_literal> p<165> c<163> l<67:33> el<67:34>
                          n<1> u<163> t<INT_CONST> p<164> l<67:33> el<67:34>
        n<> u<188> t<Non_port_module_item> p<258> c<187> s<204> l<68:9> el<68:30>
          n<> u<187> t<Module_or_generate_item> p<188> c<186> l<68:9> el<68:30>
            n<> u<186> t<Module_common_item> p<187> c<185> l<68:9> el<68:30>
              n<> u<185> t<Continuous_assign> p<186> c<184> l<68:9> el<68:30>
                n<> u<184> t<Net_assignment_list> p<185> c<183> l<68:16> el<68:29>
                  n<> u<183> t<Net_assignment> p<184> c<178> l<68:16> el<68:29>
                    n<> u<178> t<Net_lvalue> p<183> c<174> s<182> l<68:16> el<68:25>
                      n<> u<174> t<Ps_or_hierarchical_identifier> p<178> c<173> s<177> l<68:16> el<68:23>
                        n<genblk1> u<173> t<STRING_CONST> p<174> l<68:16> el<68:23>
                      n<> u<177> t<Constant_select> p<178> c<175> l<68:23> el<68:25>
                        n<u> u<175> t<STRING_CONST> p<177> s<176> l<68:24> el<68:25>
                        n<> u<176> t<Constant_bit_select> p<177> l<68:26> el<68:26>
                    n<> u<182> t<Expression> p<183> c<181> l<68:28> el<68:29>
                      n<> u<181> t<Primary> p<182> c<180> l<68:28> el<68:29>
                        n<> u<180> t<Primary_literal> p<181> c<179> l<68:28> el<68:29>
                          n<1> u<179> t<INT_CONST> p<180> l<68:28> el<68:29>
        n<> u<204> t<Non_port_module_item> p<258> c<203> s<220> l<69:9> el<69:28>
          n<> u<203> t<Module_or_generate_item> p<204> c<202> l<69:9> el<69:28>
            n<> u<202> t<Module_common_item> p<203> c<201> l<69:9> el<69:28>
              n<> u<201> t<Continuous_assign> p<202> c<200> l<69:9> el<69:28>
                n<> u<200> t<Net_assignment_list> p<201> c<199> l<69:16> el<69:27>
                  n<> u<199> t<Net_assignment> p<200> c<194> l<69:16> el<69:27>
                    n<> u<194> t<Net_lvalue> p<199> c<190> s<198> l<69:16> el<69:23>
                      n<> u<190> t<Ps_or_hierarchical_identifier> p<194> c<189> s<193> l<69:16> el<69:20>
                        n<bar2> u<189> t<STRING_CONST> p<190> l<69:16> el<69:20>
                      n<> u<193> t<Constant_select> p<194> c<191> l<69:20> el<69:23>
                        n<x2> u<191> t<STRING_CONST> p<193> s<192> l<69:21> el<69:23>
                        n<> u<192> t<Constant_bit_select> p<193> l<69:24> el<69:24>
                    n<> u<198> t<Expression> p<199> c<197> l<69:26> el<69:27>
                      n<> u<197> t<Primary> p<198> c<196> l<69:26> el<69:27>
                        n<> u<196> t<Primary_literal> p<197> c<195> l<69:26> el<69:27>
                          n<1> u<195> t<INT_CONST> p<196> l<69:26> el<69:27>
        n<> u<220> t<Non_port_module_item> p<258> c<219> s<238> l<70:9> el<70:28>
          n<> u<219> t<Module_or_generate_item> p<220> c<218> l<70:9> el<70:28>
            n<> u<218> t<Module_common_item> p<219> c<217> l<70:9> el<70:28>
              n<> u<217> t<Continuous_assign> p<218> c<216> l<70:9> el<70:28>
                n<> u<216> t<Net_assignment_list> p<217> c<215> l<70:16> el<70:27>
                  n<> u<215> t<Net_assignment> p<216> c<210> l<70:16> el<70:27>
                    n<> u<210> t<Net_lvalue> p<215> c<206> s<214> l<70:16> el<70:23>
                      n<> u<206> t<Ps_or_hierarchical_identifier> p<210> c<205> s<209> l<70:16> el<70:20>
                        n<bar2> u<205> t<STRING_CONST> p<206> l<70:16> el<70:20>
                      n<> u<209> t<Constant_select> p<210> c<207> l<70:20> el<70:23>
                        n<y2> u<207> t<STRING_CONST> p<209> s<208> l<70:21> el<70:23>
                        n<> u<208> t<Constant_bit_select> p<209> l<70:24> el<70:24>
                    n<> u<214> t<Expression> p<215> c<213> l<70:26> el<70:27>
                      n<> u<213> t<Primary> p<214> c<212> l<70:26> el<70:27>
                        n<> u<212> t<Primary_literal> p<213> c<211> l<70:26> el<70:27>
                          n<1> u<211> t<INT_CONST> p<212> l<70:26> el<70:27>
        n<> u<238> t<Non_port_module_item> p<258> c<237> s<256> l<71:9> el<71:32>
          n<> u<237> t<Module_or_generate_item> p<238> c<236> l<71:9> el<71:32>
            n<> u<236> t<Module_common_item> p<237> c<235> l<71:9> el<71:32>
              n<> u<235> t<Continuous_assign> p<236> c<234> l<71:9> el<71:32>
                n<> u<234> t<Net_assignment_list> p<235> c<233> l<71:16> el<71:31>
                  n<> u<233> t<Net_assignment> p<234> c<228> l<71:16> el<71:31>
                    n<> u<228> t<Net_lvalue> p<233> c<222> s<232> l<71:16> el<71:27>
                      n<> u<222> t<Ps_or_hierarchical_identifier> p<228> c<221> s<227> l<71:16> el<71:20>
                        n<bar2> u<221> t<STRING_CONST> p<222> l<71:16> el<71:20>
                      n<> u<227> t<Constant_select> p<228> c<223> l<71:20> el<71:27>
                        n<baz> u<223> t<STRING_CONST> p<227> s<224> l<71:21> el<71:24>
                        n<> u<224> t<Constant_bit_select> p<227> s<225> l<71:24> el<71:24>
                        n<x3> u<225> t<STRING_CONST> p<227> s<226> l<71:25> el<71:27>
                        n<> u<226> t<Constant_bit_select> p<227> l<71:28> el<71:28>
                    n<> u<232> t<Expression> p<233> c<231> l<71:30> el<71:31>
                      n<> u<231> t<Primary> p<232> c<230> l<71:30> el<71:31>
                        n<> u<230> t<Primary_literal> p<231> c<229> l<71:30> el<71:31>
                          n<1> u<229> t<INT_CONST> p<230> l<71:30> el<71:31>
        n<> u<256> t<Non_port_module_item> p<258> c<255> s<257> l<72:9> el<72:32>
          n<> u<255> t<Module_or_generate_item> p<256> c<254> l<72:9> el<72:32>
            n<> u<254> t<Module_common_item> p<255> c<253> l<72:9> el<72:32>
              n<> u<253> t<Continuous_assign> p<254> c<252> l<72:9> el<72:32>
                n<> u<252> t<Net_assignment_list> p<253> c<251> l<72:16> el<72:31>
                  n<> u<251> t<Net_assignment> p<252> c<246> l<72:16> el<72:31>
                    n<> u<246> t<Net_lvalue> p<251> c<240> s<250> l<72:16> el<72:27>
                      n<> u<240> t<Ps_or_hierarchical_identifier> p<246> c<239> s<245> l<72:16> el<72:20>
                        n<bar2> u<239> t<STRING_CONST> p<240> l<72:16> el<72:20>
                      n<> u<245> t<Constant_select> p<246> c<241> l<72:20> el<72:27>
                        n<baz> u<241> t<STRING_CONST> p<245> s<242> l<72:21> el<72:24>
                        n<> u<242> t<Constant_bit_select> p<245> s<243> l<72:24> el<72:24>
                        n<z3> u<243> t<STRING_CONST> p<245> s<244> l<72:25> el<72:27>
                        n<> u<244> t<Constant_bit_select> p<245> l<72:28> el<72:28>
                    n<> u<250> t<Expression> p<251> c<249> l<72:30> el<72:31>
                      n<> u<249> t<Primary> p<250> c<248> l<72:30> el<72:31>
                        n<> u<248> t<Primary_literal> p<249> c<247> l<72:30> el<72:31>
                          n<1> u<247> t<INT_CONST> p<248> l<72:30> el<72:31>
        n<> u<257> t<ENDMODULE> p<258> l<74:1> el<74:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:30:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:30:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  2
Constant                                               8
ContAssign                                             7
Design                                                 1
GenIf                                                  1
GenRegion                                              1
HierPath                                               7
Identifier                                             1
IntTypespec                                            8
LogicTypespec                                          5
Module                                                 1
ModuleTypespec                                         1
Net                                                    5
RefObj                                                17
RefTypespec                                           13
SourceFile                                             1
------------------------------------------------------------
Total:                                                79
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitGenBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:30:8, endln:30:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:work@top
  |vpiInternalScope:
  \_GenRegion: (work@top), line:31:9, endln:64:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiFullName:work@top
    |vpiInternalScope:
    \_Begin: (work@top), line:33:17, endln:50:20
      |vpiParent:
      \_GenRegion: (work@top), line:31:9, endln:64:20
      |vpiFullName:work@top
      |vpiInternalScope:
      \_Begin: (work@top), line:33:24, endln:50:20
        |vpiParent:
        \_Begin: (work@top), line:33:17, endln:50:20
        |vpiFullName:work@top
        |vpiTypespec:
        \_LogicTypespec: , line:35:25, endln:35:29
          |vpiParent:
          \_Begin: (work@top), line:33:24, endln:50:20
        |vpiImportTypespec:
        \_LogicTypespec: , line:35:25, endln:35:29
        |vpiImportTypespec:
        \_Net: (work@top.t), line:35:30, endln:35:31
          |vpiParent:
          \_Begin: (work@top), line:33:24, endln:50:20
          |vpiTypespec:
          \_RefTypespec: (work@top.t), line:35:25, endln:35:29
            |vpiParent:
            \_Net: (work@top.t), line:35:30, endln:35:31
            |vpiFullName:work@top.t
            |vpiActual:
            \_LogicTypespec: , line:35:25, endln:35:29
          |vpiName:t
          |vpiFullName:work@top.t
          |vpiNetType:1
        |vpiImportTypespec:
        \_Net: (work@top.x1), line:38:38, endln:38:40
          |vpiParent:
          \_Begin: (work@top), line:33:24, endln:50:20
          |vpiTypespec:
          \_RefTypespec: (work@top.x1), line:38:33, endln:38:37
            |vpiParent:
            \_Net: (work@top.x1), line:38:38, endln:38:40
            |vpiFullName:work@top.x1
            |vpiActual:
            \_LogicTypespec: , line:35:25, endln:35:29
          |vpiName:x1
          |vpiFullName:work@top.x1
          |vpiNetType:1
        |vpiImportTypespec:
        \_Net: (work@top.y1), line:39:38, endln:39:40
          |vpiParent:
          \_Begin: (work@top), line:33:24, endln:50:20
          |vpiTypespec:
          \_RefTypespec: (work@top.y1), line:39:33, endln:39:37
            |vpiParent:
            \_Net: (work@top.y1), line:39:38, endln:39:40
            |vpiFullName:work@top.y1
            |vpiActual:
            \_LogicTypespec: , line:35:25, endln:35:29
          |vpiName:y1
          |vpiFullName:work@top.y1
          |vpiNetType:1
        |vpiImportTypespec:
        \_Net: (work@top.z1), line:42:40, endln:42:42
          |vpiParent:
          \_Begin: (work@top), line:33:24, endln:50:20
          |vpiTypespec:
          \_RefTypespec: (work@top.z1), line:42:35, endln:42:39
            |vpiParent:
            \_Net: (work@top.z1), line:42:40, endln:42:42
            |vpiFullName:work@top.z1
            |vpiActual:
            \_LogicTypespec: , line:35:25, endln:35:29
          |vpiName:z1
          |vpiFullName:work@top.z1
          |vpiNetType:1
        |vpiImportTypespec:
        \_Net: (work@top.u), line:47:30, endln:47:31
          |vpiParent:
          \_Begin: (work@top), line:33:24, endln:50:20
          |vpiTypespec:
          \_RefTypespec: (work@top.u), line:47:25, endln:47:29
            |vpiParent:
            \_Net: (work@top.u), line:47:30, endln:47:31
            |vpiFullName:work@top.u
            |vpiActual:
            \_LogicTypespec: , line:35:25, endln:35:29
          |vpiName:u
          |vpiFullName:work@top.u
          |vpiNetType:1
      |vpiStmt:
      \_GenIf: , line:33:17, endln:50:20
        |vpiParent:
        \_Begin: (work@top), line:33:17, endln:50:20
        |vpiCondition:
        \_Constant: , line:33:21, endln:33:22
          |vpiParent:
          \_GenIf: , line:33:17, endln:50:20
          |vpiTypespec:
          \_RefTypespec: (work@top), line:33:21, endln:33:22
            |vpiParent:
            \_Constant: , line:33:21, endln:33:22
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |UINT:1
        |vpiStmt:
        \_Begin: (work@top), line:33:24, endln:50:20
    |vpiStmt:
    \_Begin: (work@top), line:33:17, endln:50:20
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_Net: (work@top.genblk1), line:66:23, endln:66:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.t), line:66:24, endln:66:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:t
    |vpiFullName:work@top.t
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.foo), line:67:24, endln:67:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:foo
    |vpiFullName:work@top.foo
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.x1), line:67:28, endln:67:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:x1
    |vpiFullName:work@top.x1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.u), line:68:24, endln:68:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:u
    |vpiFullName:work@top.u
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.bar2), line:69:20, endln:69:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:bar2
    |vpiFullName:work@top.bar2
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.x2), line:69:21, endln:69:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:x2
    |vpiFullName:work@top.x2
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.y2), line:70:21, endln:70:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:y2
    |vpiFullName:work@top.y2
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.baz), line:71:21, endln:71:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:baz
    |vpiFullName:work@top.baz
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.x3), line:71:25, endln:71:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:x3
    |vpiFullName:work@top.x3
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.z3), line:72:25, endln:72:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:z3
    |vpiFullName:work@top.z3
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.genblk1), line:66:23, endln:66:25
  |vpiNet:
  \_Net: (work@top.t), line:66:24, endln:66:25
  |vpiNet:
  \_Net: (work@top.foo), line:67:24, endln:67:27
  |vpiNet:
  \_Net: (work@top.x1), line:67:28, endln:67:30
  |vpiNet:
  \_Net: (work@top.u), line:68:24, endln:68:25
  |vpiNet:
  \_Net: (work@top.bar2), line:69:20, endln:69:23
  |vpiNet:
  \_Net: (work@top.x2), line:69:21, endln:69:23
  |vpiNet:
  \_Net: (work@top.y2), line:70:21, endln:70:23
  |vpiNet:
  \_Net: (work@top.baz), line:71:21, endln:71:24
  |vpiNet:
  \_Net: (work@top.x3), line:71:25, endln:71:27
  |vpiNet:
  \_Net: (work@top.z3), line:72:25, endln:72:27
  |vpiContAssign:
  \_ContAssign: , line:66:16, endln:66:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiLhs:
    \_HierPath: (genblk1.t), line:66:23, endln:66:25
      |vpiParent:
      \_ContAssign: , line:66:16, endln:66:29
      |vpiName:genblk1.t
      |vpiActual:
      \_RefObj: (genblk1), line:66:23, endln:66:25
        |vpiParent:
        \_HierPath: (genblk1.t), line:66:23, endln:66:25
        |vpiName:genblk1
        |vpiActual:
        \_Net: (work@top.genblk1), line:66:23, endln:66:25
      |vpiActual:
      \_RefObj: (t), line:66:24, endln:66:25
        |vpiParent:
        \_HierPath: (genblk1.t), line:66:23, endln:66:25
        |vpiName:t
        |vpiActual:
        \_Net: (work@top.t), line:66:24, endln:66:25
    |vpiRhs:
    \_Constant: , line:66:28, endln:66:29
      |vpiParent:
      \_ContAssign: , line:66:16, endln:66:29
      |vpiTypespec:
      \_RefTypespec: (work@top), line:66:28, endln:66:29
        |vpiParent:
        \_Constant: , line:66:28, endln:66:29
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:1
      |UINT:1
  |vpiContAssign:
  \_ContAssign: , line:67:16, endln:67:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiLhs:
    \_HierPath: (genblk1.foo.x1), line:67:23, endln:67:30
      |vpiParent:
      \_ContAssign: , line:67:16, endln:67:34
      |vpiName:genblk1.foo.x1
      |vpiActual:
      \_RefObj: (genblk1), line:67:23, endln:67:27
        |vpiParent:
        \_HierPath: (genblk1.foo.x1), line:67:23, endln:67:30
        |vpiName:genblk1
        |vpiActual:
        \_Net: (work@top.genblk1), line:66:23, endln:66:25
      |vpiActual:
      \_RefObj: (foo), line:67:24, endln:67:27
        |vpiParent:
        \_HierPath: (genblk1.foo.x1), line:67:23, endln:67:30
        |vpiName:foo
        |vpiActual:
        \_Net: (work@top.foo), line:67:24, endln:67:27
      |vpiActual:
      \_RefObj: (x1), line:67:28, endln:67:30
        |vpiParent:
        \_HierPath: (genblk1.foo.x1), line:67:23, endln:67:30
        |vpiName:x1
        |vpiActual:
        \_Net: (work@top.x1), line:67:28, endln:67:30
    |vpiRhs:
    \_Constant: , line:67:33, endln:67:34
      |vpiParent:
      \_ContAssign: , line:67:16, endln:67:34
      |vpiTypespec:
      \_RefTypespec: (work@top), line:67:33, endln:67:34
        |vpiParent:
        \_Constant: , line:67:33, endln:67:34
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:1
      |UINT:1
  |vpiContAssign:
  \_ContAssign: , line:68:16, endln:68:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiLhs:
    \_HierPath: (genblk1.u), line:68:23, endln:68:25
      |vpiParent:
      \_ContAssign: , line:68:16, endln:68:29
      |vpiName:genblk1.u
      |vpiActual:
      \_RefObj: (genblk1), line:68:23, endln:68:25
        |vpiParent:
        \_HierPath: (genblk1.u), line:68:23, endln:68:25
        |vpiName:genblk1
        |vpiActual:
        \_Net: (work@top.genblk1), line:66:23, endln:66:25
      |vpiActual:
      \_RefObj: (u), line:68:24, endln:68:25
        |vpiParent:
        \_HierPath: (genblk1.u), line:68:23, endln:68:25
        |vpiName:u
        |vpiActual:
        \_Net: (work@top.u), line:68:24, endln:68:25
    |vpiRhs:
    \_Constant: , line:68:28, endln:68:29
      |vpiParent:
      \_ContAssign: , line:68:16, endln:68:29
      |vpiTypespec:
      \_RefTypespec: (work@top), line:68:28, endln:68:29
        |vpiParent:
        \_Constant: , line:68:28, endln:68:29
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:1
      |UINT:1
  |vpiContAssign:
  \_ContAssign: , line:69:16, endln:69:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiLhs:
    \_HierPath: (bar2.x2), line:69:20, endln:69:23
      |vpiParent:
      \_ContAssign: , line:69:16, endln:69:27
      |vpiName:bar2.x2
      |vpiActual:
      \_RefObj: (bar2), line:69:20, endln:69:23
        |vpiParent:
        \_HierPath: (bar2.x2), line:69:20, endln:69:23
        |vpiName:bar2
        |vpiActual:
        \_Net: (work@top.bar2), line:69:20, endln:69:23
      |vpiActual:
      \_RefObj: (x2), line:69:21, endln:69:23
        |vpiParent:
        \_HierPath: (bar2.x2), line:69:20, endln:69:23
        |vpiName:x2
        |vpiActual:
        \_Net: (work@top.x2), line:69:21, endln:69:23
    |vpiRhs:
    \_Constant: , line:69:26, endln:69:27
      |vpiParent:
      \_ContAssign: , line:69:16, endln:69:27
      |vpiTypespec:
      \_RefTypespec: (work@top), line:69:26, endln:69:27
        |vpiParent:
        \_Constant: , line:69:26, endln:69:27
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:1
      |UINT:1
  |vpiContAssign:
  \_ContAssign: , line:70:16, endln:70:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiLhs:
    \_HierPath: (bar2.y2), line:70:20, endln:70:23
      |vpiParent:
      \_ContAssign: , line:70:16, endln:70:27
      |vpiName:bar2.y2
      |vpiActual:
      \_RefObj: (bar2), line:70:20, endln:70:23
        |vpiParent:
        \_HierPath: (bar2.y2), line:70:20, endln:70:23
        |vpiName:bar2
        |vpiActual:
        \_Net: (work@top.bar2), line:69:20, endln:69:23
      |vpiActual:
      \_RefObj: (y2), line:70:21, endln:70:23
        |vpiParent:
        \_HierPath: (bar2.y2), line:70:20, endln:70:23
        |vpiName:y2
        |vpiActual:
        \_Net: (work@top.y2), line:70:21, endln:70:23
    |vpiRhs:
    \_Constant: , line:70:26, endln:70:27
      |vpiParent:
      \_ContAssign: , line:70:16, endln:70:27
      |vpiTypespec:
      \_RefTypespec: (work@top), line:70:26, endln:70:27
        |vpiParent:
        \_Constant: , line:70:26, endln:70:27
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:1
      |UINT:1
  |vpiContAssign:
  \_ContAssign: , line:71:16, endln:71:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiLhs:
    \_HierPath: (bar2.baz.x3), line:71:20, endln:71:27
      |vpiParent:
      \_ContAssign: , line:71:16, endln:71:31
      |vpiName:bar2.baz.x3
      |vpiActual:
      \_RefObj: (bar2), line:71:20, endln:71:24
        |vpiParent:
        \_HierPath: (bar2.baz.x3), line:71:20, endln:71:27
        |vpiName:bar2
        |vpiActual:
        \_Net: (work@top.bar2), line:69:20, endln:69:23
      |vpiActual:
      \_RefObj: (baz), line:71:21, endln:71:24
        |vpiParent:
        \_HierPath: (bar2.baz.x3), line:71:20, endln:71:27
        |vpiName:baz
        |vpiActual:
        \_Net: (work@top.baz), line:71:21, endln:71:24
      |vpiActual:
      \_RefObj: (x3), line:71:25, endln:71:27
        |vpiParent:
        \_HierPath: (bar2.baz.x3), line:71:20, endln:71:27
        |vpiName:x3
        |vpiActual:
        \_Net: (work@top.x3), line:71:25, endln:71:27
    |vpiRhs:
    \_Constant: , line:71:30, endln:71:31
      |vpiParent:
      \_ContAssign: , line:71:16, endln:71:31
      |vpiTypespec:
      \_RefTypespec: (work@top), line:71:30, endln:71:31
        |vpiParent:
        \_Constant: , line:71:30, endln:71:31
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:1
      |UINT:1
  |vpiContAssign:
  \_ContAssign: , line:72:16, endln:72:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiLhs:
    \_HierPath: (bar2.baz.z3), line:72:20, endln:72:27
      |vpiParent:
      \_ContAssign: , line:72:16, endln:72:31
      |vpiName:bar2.baz.z3
      |vpiActual:
      \_RefObj: (bar2), line:72:20, endln:72:24
        |vpiParent:
        \_HierPath: (bar2.baz.z3), line:72:20, endln:72:27
        |vpiName:bar2
        |vpiActual:
        \_Net: (work@top.bar2), line:69:20, endln:69:23
      |vpiActual:
      \_RefObj: (baz), line:72:21, endln:72:24
        |vpiParent:
        \_HierPath: (bar2.baz.z3), line:72:20, endln:72:27
        |vpiName:baz
        |vpiActual:
        \_Net: (work@top.baz), line:71:21, endln:71:24
      |vpiActual:
      \_RefObj: (z3), line:72:25, endln:72:27
        |vpiParent:
        \_HierPath: (bar2.baz.z3), line:72:20, endln:72:27
        |vpiName:z3
        |vpiActual:
        \_Net: (work@top.z3), line:72:25, endln:72:27
    |vpiRhs:
    \_Constant: , line:72:30, endln:72:31
      |vpiParent:
      \_ContAssign: , line:72:16, endln:72:31
      |vpiTypespec:
      \_RefTypespec: (work@top), line:72:30, endln:72:31
        |vpiParent:
        \_Constant: , line:72:30, endln:72:31
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:1
      |UINT:1
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
