#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x611a47288580 .scope module, "tb_conv2d" "tb_conv2d" 2 3;
 .timescale -9 -12;
P_0x611a47238490 .param/l "BATCH_SIZE" 0 2 5, +C4<00000000000000000000000000000001>;
P_0x611a472384d0 .param/l "DATA_WIDTH" 0 2 13, +C4<00000000000000000000000000100000>;
P_0x611a47238510 .param/l "IN_CHANNELS" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x611a47238550 .param/l "IN_HEIGHT" 0 2 8, +C4<00000000000000000000000000000100>;
P_0x611a47238590 .param/l "IN_WIDTH" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x611a472385d0 .param/l "KERNEL_SIZE" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x611a47238610 .param/l "OUT_CHANNELS" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x611a47238650 .param/l "OUT_HEIGHT" 0 2 15, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x611a47238690 .param/l "OUT_SIZE" 0 2 17, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100>;
P_0x611a472386d0 .param/l "OUT_WIDTH" 0 2 16, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x611a47238710 .param/l "PADDING" 0 2 12, +C4<00000000000000000000000000000000>;
P_0x611a47238750 .param/l "STRIDE" 0 2 11, +C4<00000000000000000000000000000010>;
v0x611a472c2810_0 .var "bias_flat", 31 0;
v0x611a472c28f0_0 .var "clk", 0 0;
v0x611a472c2990_0 .var "counting", 0 0;
v0x611a472c2a30_0 .var/i "cycle_count", 31 0;
v0x611a472c2ad0_0 .net "done", 0 0, v0x611a472c1360_0;  1 drivers
v0x611a472c2b70_0 .var/i "i", 31 0;
v0x611a472c2c30_0 .var "input_tensor_flat", 1023 0;
v0x611a472c2cf0_0 .net "output_tensor_flat", 127 0, v0x611a472c2130_0;  1 drivers
v0x611a472c2d90_0 .var "rst", 0 0;
v0x611a472c2e30_0 .var "weights_flat", 255 0;
E_0x611a472765b0 .event anyedge, v0x611a472c1360_0;
E_0x611a47276c00 .event posedge, v0x611a472c1250_0;
S_0x611a472a0d70 .scope module, "uut" "conv2d" 2 41, 3 1 0, S_0x611a47288580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "done";
    .port_info 3 /INPUT 1024 "input_tensor_flat";
    .port_info 4 /INPUT 256 "weights_flat";
    .port_info 5 /INPUT 32 "bias_flat";
    .port_info 6 /OUTPUT 128 "output_tensor_flat";
P_0x611a472a0f00 .param/l "BATCH_SIZE" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x611a472a0f40 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
P_0x611a472a0f80 .param/l "IN_CHANNELS" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x611a472a0fc0 .param/l "IN_HEIGHT" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x611a472a1000 .param/l "IN_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x611a472a1040 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x611a472a1080 .param/l "OUT_CHANNELS" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x611a472a10c0 .param/l "OUT_HEIGHT" 1 3 23, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x611a472a1100 .param/l "OUT_WIDTH" 1 3 24, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x611a472a1140 .param/l "PADDING" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x611a472a1180 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x611a472a11c0 .param/l "TOTAL_BIASES" 1 3 26, +C4<00000000000000000000000000000001>;
P_0x611a472a1200 .param/l "TOTAL_OUTPUT_WIDTH" 1 3 27, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000>;
P_0x611a472a1240 .param/l "TOTAL_WEIGHTS" 1 3 25, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000>;
v0x611a472c0ed0_0 .var/s "acc", 31 0;
v0x611a472c0fd0_0 .var/i "b", 31 0;
v0x611a472c10b0 .array "bias", 0 0, 31 0;
v0x611a472c1170_0 .net "bias_flat", 31 0, v0x611a472c2810_0;  1 drivers
v0x611a472c1250_0 .net "clk", 0 0, v0x611a472c28f0_0;  1 drivers
v0x611a472c1360_0 .var "done", 0 0;
v0x611a472c1420_0 .var/i "in_ch", 31 0;
v0x611a472c1500_0 .var/i "in_index", 31 0;
v0x611a472c15e0_0 .var/i "input_h", 31 0;
v0x611a472c1750 .array "input_tensor", 31 0, 31 0;
v0x611a472c1810_0 .net "input_tensor_flat", 1023 0, v0x611a472c2c30_0;  1 drivers
v0x611a472c18f0_0 .var/s "input_val", 31 0;
v0x611a472c19d0_0 .var/i "input_w", 31 0;
v0x611a472c1ab0_0 .var/i "k_h", 31 0;
v0x611a472c1b90_0 .var/i "k_w", 31 0;
v0x611a472c1c70_0 .var/i "out_ch", 31 0;
v0x611a472c1d50_0 .var/i "out_h", 31 0;
v0x611a472c1e30_0 .var/i "out_index", 31 0;
v0x611a472c1f10_0 .var/i "out_w", 31 0;
v0x611a472c1ff0 .array "output_tensor", 3 0, 31 0;
v0x611a472c2130_0 .var "output_tensor_flat", 127 0;
v0x611a472c2210_0 .net "rst", 0 0, v0x611a472c2d90_0;  1 drivers
v0x611a472c22d0_0 .var "started", 0 0;
v0x611a472c2390_0 .var/i "w_index", 31 0;
v0x611a472c2470_0 .var/s "weight_val", 31 0;
v0x611a472c2550 .array "weights", 7 0, 31 0;
v0x611a472c2610_0 .net "weights_flat", 255 0, v0x611a472c2e30_0;  1 drivers
v0x611a472c1ff0_0 .array/port v0x611a472c1ff0, 0;
v0x611a472c1ff0_1 .array/port v0x611a472c1ff0, 1;
v0x611a472c1ff0_2 .array/port v0x611a472c1ff0, 2;
v0x611a472c1ff0_3 .array/port v0x611a472c1ff0, 3;
E_0x611a47272d70 .event anyedge, v0x611a472c1ff0_0, v0x611a472c1ff0_1, v0x611a472c1ff0_2, v0x611a472c1ff0_3;
E_0x611a47273d30 .event posedge, v0x611a472c2210_0, v0x611a472c1250_0;
E_0x611a4725c1d0 .event anyedge, v0x611a472c1810_0, v0x611a472c2610_0, v0x611a472c1170_0;
S_0x611a472a1290 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 47, 3 47 0, S_0x611a472a0d70;
 .timescale 0 0;
v0x611a472994a0_0 .var/i "i", 31 0;
S_0x611a472c0320 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 49, 3 49 0, S_0x611a472a0d70;
 .timescale 0 0;
v0x611a472c0520_0 .var/i "i", 31 0;
S_0x611a472c0600 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 51, 3 51 0, S_0x611a472a0d70;
 .timescale 0 0;
v0x611a472c07e0_0 .var/i "i", 31 0;
S_0x611a472c08c0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 60, 3 60 0, S_0x611a472a0d70;
 .timescale 0 0;
v0x611a472c0aa0_0 .var/i "i", 31 0;
S_0x611a472c0ba0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 111, 3 111 0, S_0x611a472a0d70;
 .timescale 0 0;
v0x611a472c0dd0_0 .var/i "i", 31 0;
    .scope S_0x611a472a0d70;
T_0 ;
    %wait E_0x611a4725c1d0;
    %fork t_1, S_0x611a472a1290;
    %jmp t_0;
    .scope S_0x611a472a1290;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472994a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x611a472994a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x611a472c1810_0;
    %load/vec4 v0x611a472994a0_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v0x611a472994a0_0;
    %store/vec4a v0x611a472c1750, 4, 0;
    %load/vec4 v0x611a472994a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472994a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x611a472a0d70;
t_0 %join;
    %fork t_3, S_0x611a472c0320;
    %jmp t_2;
    .scope S_0x611a472c0320;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c0520_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x611a472c0520_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x611a472c2610_0;
    %load/vec4 v0x611a472c0520_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v0x611a472c0520_0;
    %store/vec4a v0x611a472c2550, 4, 0;
    %load/vec4 v0x611a472c0520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c0520_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x611a472a0d70;
t_2 %join;
    %fork t_5, S_0x611a472c0600;
    %jmp t_4;
    .scope S_0x611a472c0600;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c07e0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x611a472c07e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x611a472c1170_0;
    %load/vec4 v0x611a472c07e0_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v0x611a472c07e0_0;
    %store/vec4a v0x611a472c10b0, 4, 0;
    %load/vec4 v0x611a472c07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c07e0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_0x611a472a0d70;
t_4 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x611a472a0d70;
T_1 ;
    %wait E_0x611a47273d30;
    %load/vec4 v0x611a472c2210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611a472c1360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611a472c22d0_0, 0;
    %fork t_7, S_0x611a472c08c0;
    %jmp t_6;
    .scope S_0x611a472c08c0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c0aa0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x611a472c0aa0_0;
    %pad/s 67;
    %cmpi/s 4, 0, 67;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x611a472c0aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x611a472c1ff0, 0, 4;
    %load/vec4 v0x611a472c0aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c0aa0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x611a472a0d70;
t_6 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x611a472c22d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611a472c1360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x611a472c22d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c0fd0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x611a472c0fd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c1c70_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x611a472c1c70_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c1d50_0, 0, 32;
T_1.10 ;
    %load/vec4 v0x611a472c1d50_0;
    %pad/s 67;
    %cmpi/s 2, 0, 67;
    %jmp/0xz T_1.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c1f10_0, 0, 32;
T_1.12 ;
    %load/vec4 v0x611a472c1f10_0;
    %pad/s 67;
    %cmpi/s 2, 0, 67;
    %jmp/0xz T_1.13, 5;
    %ix/getv/s 4, v0x611a472c1c70_0;
    %load/vec4a v0x611a472c10b0, 4;
    %store/vec4 v0x611a472c0ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c1420_0, 0, 32;
T_1.14 ;
    %load/vec4 v0x611a472c1420_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c1ab0_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x611a472c1ab0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.17, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c1b90_0, 0, 32;
T_1.18 ;
    %load/vec4 v0x611a472c1b90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.19, 5;
    %load/vec4 v0x611a472c1d50_0;
    %muli 2, 0, 32;
    %load/vec4 v0x611a472c1ab0_0;
    %add;
    %subi 0, 0, 32;
    %store/vec4 v0x611a472c15e0_0, 0, 32;
    %load/vec4 v0x611a472c1f10_0;
    %muli 2, 0, 32;
    %load/vec4 v0x611a472c1b90_0;
    %add;
    %subi 0, 0, 32;
    %store/vec4 v0x611a472c19d0_0, 0, 32;
    %load/vec4 v0x611a472c15e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.24, 5;
    %load/vec4 v0x611a472c15e0_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.24;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.23, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x611a472c19d0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.22, 9;
    %load/vec4 v0x611a472c19d0_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %load/vec4 v0x611a472c0fd0_0;
    %muli 2, 0, 32;
    %muli 4, 0, 32;
    %muli 4, 0, 32;
    %load/vec4 v0x611a472c1420_0;
    %muli 4, 0, 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x611a472c15e0_0;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x611a472c19d0_0;
    %add;
    %store/vec4 v0x611a472c1500_0, 0, 32;
    %ix/getv/s 4, v0x611a472c1500_0;
    %load/vec4a v0x611a472c1750, 4;
    %store/vec4 v0x611a472c18f0_0, 0, 32;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c18f0_0, 0, 32;
T_1.21 ;
    %load/vec4 v0x611a472c1c70_0;
    %muli 2, 0, 32;
    %muli 2, 0, 32;
    %muli 2, 0, 32;
    %load/vec4 v0x611a472c1420_0;
    %muli 2, 0, 32;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x611a472c1ab0_0;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x611a472c1b90_0;
    %add;
    %store/vec4 v0x611a472c2390_0, 0, 32;
    %ix/getv/s 4, v0x611a472c2390_0;
    %load/vec4a v0x611a472c2550, 4;
    %store/vec4 v0x611a472c2470_0, 0, 32;
    %load/vec4 v0x611a472c0ed0_0;
    %load/vec4 v0x611a472c18f0_0;
    %load/vec4 v0x611a472c2470_0;
    %mul;
    %add;
    %store/vec4 v0x611a472c0ed0_0, 0, 32;
    %load/vec4 v0x611a472c1b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c1b90_0, 0, 32;
    %jmp T_1.18;
T_1.19 ;
    %load/vec4 v0x611a472c1ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c1ab0_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x611a472c1420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c1420_0, 0, 32;
    %jmp T_1.14;
T_1.15 ;
    %load/vec4 v0x611a472c0fd0_0;
    %pad/s 67;
    %muli 1, 0, 67;
    %muli 2, 0, 67;
    %muli 2, 0, 67;
    %load/vec4 v0x611a472c1c70_0;
    %pad/s 67;
    %muli 2, 0, 67;
    %muli 2, 0, 67;
    %add;
    %load/vec4 v0x611a472c1d50_0;
    %pad/s 67;
    %muli 2, 0, 67;
    %add;
    %load/vec4 v0x611a472c1f10_0;
    %pad/s 67;
    %add;
    %pad/s 32;
    %store/vec4 v0x611a472c1e30_0, 0, 32;
    %load/vec4 v0x611a472c0ed0_0;
    %ix/getv/s 3, v0x611a472c1e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x611a472c1ff0, 0, 4;
    %load/vec4 v0x611a472c1f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c1f10_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %load/vec4 v0x611a472c1d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c1d50_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %load/vec4 v0x611a472c1c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c1c70_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %load/vec4 v0x611a472c0fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c0fd0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x611a472c1360_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x611a472a0d70;
T_2 ;
    %wait E_0x611a47272d70;
    %fork t_9, S_0x611a472c0ba0;
    %jmp t_8;
    .scope S_0x611a472c0ba0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c0dd0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x611a472c0dd0_0;
    %pad/s 67;
    %cmpi/s 4, 0, 67;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v0x611a472c0dd0_0;
    %load/vec4a v0x611a472c1ff0, 4;
    %load/vec4 v0x611a472c0dd0_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x611a472c2130_0, 4, 32;
    %load/vec4 v0x611a472c0dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c0dd0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x611a472a0d70;
t_8 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x611a47288580;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611a472c28f0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x611a472c28f0_0;
    %inv;
    %store/vec4 v0x611a472c28f0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x611a47288580;
T_4 ;
    %wait E_0x611a47276c00;
    %load/vec4 v0x611a472c2990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x611a472c2ad0_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x611a472c2a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c2a30_0, 0, 32;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x611a47288580;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611a472c2d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611a472c2990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c2a30_0, 0, 32;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x611a472c2c30_0, 0, 1024;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x611a472c2e30_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c2810_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611a472c2d90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c2b70_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x611a472c2b70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x611a472c2b70_0;
    %load/vec4 v0x611a472c2b70_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x611a472c2c30_0, 4, 32;
    %load/vec4 v0x611a472c2b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c2b70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c2b70_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x611a472c2b70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x611a472c2b70_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x611a472c2e30_0, 4, 32;
    %load/vec4 v0x611a472c2b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c2b70_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c2b70_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x611a472c2b70_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x611a472c2b70_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x611a472c2810_0, 4, 32;
    %load/vec4 v0x611a472c2b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c2b70_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %wait E_0x611a47276c00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611a472c2990_0, 0, 1;
T_5.6 ;
    %load/vec4 v0x611a472c2ad0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.7, 6;
    %wait E_0x611a472765b0;
    %jmp T_5.6;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611a472c2990_0, 0, 1;
    %vpi_call 2 97 "$display", "\012=== Convolution Output Tensor ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611a472c2b70_0, 0, 32;
T_5.8 ;
    %load/vec4 v0x611a472c2b70_0;
    %pad/s 198;
    %cmpi/s 4, 0, 198;
    %jmp/0xz T_5.9, 5;
    %load/vec4 v0x611a472c2cf0_0;
    %load/vec4 v0x611a472c2b70_0;
    %muli 32, 0, 32;
    %part/s 32;
    %load/vec4 v0x611a472c2cf0_0;
    %load/vec4 v0x611a472c2b70_0;
    %muli 32, 0, 32;
    %part/s 32;
    %vpi_call 2 99 "$display", "output_tensor[%0d] = %0d (0x%08h)", v0x611a472c2b70_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x611a472c2b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611a472c2b70_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %vpi_call 2 105 "$display", "\012[INFO] Convolution completed in %0d clock cycles.", v0x611a472c2a30_0 {0 0 0};
    %vpi_call 2 106 "$display", "[INFO] Clock Frequency: 100 MHz" {0 0 0};
    %load/vec4 v0x611a472c2a30_0;
    %muli 10, 0, 32;
    %load/vec4 v0x611a472c2a30_0;
    %cvt/rv/s;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call 2 107 "$display", "[INFO] Total Time     : %0d ns (%0.2f \302\265s)", S<0,vec4,s32>, W<0,r> {1 1 0};
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "conv2d_tb.v";
    "conv2d.v";
