{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665625212042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665625212043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 22:40:11 2022 " "Processing started: Wed Oct 12 22:40:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665625212043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665625212043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665625212043 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665625212267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_480p.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_480p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_480p " "Found entity 1: simple_480p" {  } { { "simple_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/simple_480p.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665625212302 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_480p_tb " "Found entity 2: simple_480p_tb" {  } { { "simple_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/simple_480p.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665625212302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665625212302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_square.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_square " "Found entity 1: top_square" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665625212304 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_square_tb " "Found entity 2: top_square_tb" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665625212304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665625212304 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_480p.sv(15) " "Verilog HDL information at clock_480p.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "clock_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/clock_480p.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1665625212305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_480p.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_480p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_480p " "Found entity 1: clock_480p" {  } { { "clock_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/clock_480p.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665625212306 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_480p_tb " "Found entity 2: clock_480p_tb" {  } { { "clock_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/clock_480p.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665625212306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665625212306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_square " "Elaborating entity \"top_square\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665625212329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_pix_locked top_square.sv(21) " "Verilog HDL or VHDL warning at top_square.sv(21): object \"clk_pix_locked\" assigned a value but never read" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665625212330 "|top_square"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_r top_square.sv(13) " "Output port \"vga_r\" at top_square.sv(13) has no driver" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665625212330 "|top_square"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_g top_square.sv(14) " "Output port \"vga_g\" at top_square.sv(14) has no driver" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665625212330 "|top_square"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_b top_square.sv(15) " "Output port \"vga_b\" at top_square.sv(15) has no driver" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665625212330 "|top_square"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TESTE top_square.sv(17) " "Output port \"TESTE\" at top_square.sv(17) has no driver" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665625212330 "|top_square"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_hsync top_square.sv(11) " "Output port \"vga_hsync\" at top_square.sv(11) has no driver" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665625212330 "|top_square"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_vsync top_square.sv(12) " "Output port \"vga_vsync\" at top_square.sv(12) has no driver" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1665625212330 "|top_square"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_480p clock_480p:clock_pix_inst " "Elaborating entity \"clock_480p\" for hierarchy \"clock_480p:clock_pix_inst\"" {  } { { "top_square.sv" "clock_pix_inst" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665625212331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_480p simple_480p:display_inst " "Elaborating entity \"simple_480p\" for hierarchy \"simple_480p:display_inst\"" {  } { { "top_square.sv" "display_inst" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665625212333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_480p.sv(36) " "Verilog HDL assignment warning at simple_480p.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "simple_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/simple_480p.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665625212333 "|top_square|simple_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_480p.sv(38) " "Verilog HDL assignment warning at simple_480p.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "simple_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/simple_480p.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665625212333 "|top_square|simple_480p:display_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665625212467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hsync GND " "Pin \"vga_hsync\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vsync GND " "Pin \"vga_vsync\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[0\] GND " "Pin \"TESTE\[0\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[1\] GND " "Pin \"TESTE\[1\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[2\] GND " "Pin \"TESTE\[2\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[3\] GND " "Pin \"TESTE\[3\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[4\] GND " "Pin \"TESTE\[4\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[5\] GND " "Pin \"TESTE\[5\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[6\] GND " "Pin \"TESTE\[6\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[7\] GND " "Pin \"TESTE\[7\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[8\] GND " "Pin \"TESTE\[8\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE\[9\] GND " "Pin \"TESTE\[9\]\" is stuck at GND" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665625212479 "|top_square|TESTE[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665625212479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anton/Documents/Projetos/pong-fpga/output_files/teste.map.smsg " "Generated suppressed messages file C:/Users/anton/Documents/Projetos/pong-fpga/output_files/teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665625212504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665625212559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665625212559 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50m " "No output dependent on input pin \"clk_50m\"" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665625212577 "|top_square|clk_50m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_rst_n " "No output dependent on input pin \"btn_rst_n\"" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665625212577 "|top_square|btn_rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665625212577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665625212578 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665625212578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665625212578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665625212589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 22:40:12 2022 " "Processing ended: Wed Oct 12 22:40:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665625212589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665625212589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665625212589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665625212589 ""}
