Report file after 30000000 simulations:

1.) Summary of most leaking (and already active) probing sets per clock cycle: 

Cycle 1: @[N9(1), \first_module/b_share1(1)] ==> [\sbox_input_share2[1](1), \rand_bit_cycle1[6](1), \rand_bit_cycle1[10](1), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.32817 --> OKAY
Cycle 2: @[\output_sbox_share1[4](2), \first_module/b_share1(2)] ==> [\sbox_input_share2[1](2), \rand_bit_cycle1[6](2), \rand_bit_cycle1[10](2), sbox_out_num4_domain_3_reg(2), sbox_out_num4_domain_2_reg(2), sbox_out_num4_domain_1_reg(2)] -log10(p) = 4.66022 --> OKAY
Cycle 3: @[\secon_module/wire_output_abd_stage1_share1(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/a0b0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[42](1)] -log10(p) = 6.26942 --> LEAKAGE
Cycle 4: @[N43(4), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle3[21](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 4.8191 --> OKAY
Cycle 5: @[N3(4), N34(5)] ==> [\rand_bit_cycle3[17](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle3[1](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 5.53681 --> LEAKAGE

2.) Summary of the most leakging (and already active) probing sets: 

@[\secon_module/wire_output_abd_stage1_share1(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/a0b0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[42](1)] -log10(p) = 6.26942 --> LEAKAGE
@[N3(4), N34(5)] ==> [\rand_bit_cycle3[17](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle3[1](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 5.53681 --> LEAKAGE
@[N26(5), \secon_module/wire_output_bc_stage1_share1(5)] ==> [\secon_module/b0c0_stage1_share1_reg(5), \secon_module/output_b_stage1_share1(5), \secon_module/output_c_stage1_share1(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \rand_bit_cycle2[38](5), \rand_bit_cycle3[13](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5)] -log10(p) = 4.9256 --> OKAY
@[N43(4), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle3[21](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 4.8191 --> OKAY
@[\secon_module/wire_output_b_stage1_share3(1), \output_sbox_share3[0](3)] ==> [sbox_out_num0_domain_9_reg(3), sbox_out_num0_domain_8_reg(3), sbox_out_num0_domain_7_reg(3), \rand_bit_cycle2[32](1), \rand_bit_cycle2[47](1)] -log10(p) = 4.80116 --> OKAY
@[\first_module/b0d0_stage1_share1(5), \secon_module/a0_stage1_share1(5)] ==> [\rand_bit_cycle1[40](5), \sbox_input_share1[4](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[21](5), \sbox_input_share1[1](5), \sbox_input_share1[3](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[10](5), \rand_bit_cycle1[12](5)] -log10(p) = 4.69086 --> OKAY
@[\output_sbox_share1[4](2), \first_module/b_share1(2)] ==> [\sbox_input_share2[1](2), \rand_bit_cycle1[6](2), \rand_bit_cycle1[10](2), sbox_out_num4_domain_3_reg(2), sbox_out_num4_domain_2_reg(2), sbox_out_num4_domain_1_reg(2)] -log10(p) = 4.66022 --> OKAY
@[N5(2), N4(4)] ==> [\rand_bit_cycle3[3](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \rand_bit_cycle3[2](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 4.60051 --> OKAY
@[\output_sbox_share3[2](3), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num2_domain_9_reg(3), sbox_out_num2_domain_8_reg(3), sbox_out_num2_domain_7_reg(3)] -log10(p) = 4.45668 --> OKAY
@[\output_sbox_share1[5](4), \first_module/wire_output_d_stage1_share1(5)] ==> [\first_module/output_d_stage1_share1(5), \rand_bit_cycle2[4](5), sbox_out_num5_domain_3_reg(4), sbox_out_num5_domain_2_reg(4), sbox_out_num5_domain_1_reg(4)] -log10(p) = 4.42137 --> OKAY
@[\secon_module/wire_output_bc_stage1_share1(3), \secon_module/a0_stage1_share1(5)] ==> [\rand_bit_cycle1[40](5), \sbox_input_share1[4](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[36](5), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[38](3)] -log10(p) = 4.36354 --> OKAY
@[\first_module/wire_output_acd_stage1_share3(4), \first_module/wire_output_abd_stage1_share3(5)] ==> [\rand_bit_cycle2[12](5), \rand_bit_cycle2[27](5), \rand_bit_cycle2[13](4), \rand_bit_cycle2[28](4)] -log10(p) = 4.34967 --> OKAY
@[\first_module/wire_output_abc_stage1_share2(3), \secon_module/wire_output_bcd_stage1_share2(3)] ==> [\secon_module/b0c0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/b0c0d0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[59](3), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[26](3)] -log10(p) = 4.32513 --> OKAY
@[N33(4), \first_module/wire_output_abcd_stage1_share3(4)] ==> [\rand_bit_cycle2[15](4), \rand_bit_cycle2[30](4), \rand_bit_cycle3[16](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 4.31927 --> OKAY
@[\secon_module/wire_output_c_stage1_share1(1), \first_module/b_share2(4)] ==> [\sbox_input_share3[1](4), \rand_bit_cycle1[6](4), \rand_bit_cycle1[2](4), \secon_module/output_c_stage1_share1(1), \rand_bit_cycle2[33](1)] -log10(p) = 4.28366 --> OKAY
@[N22(2), \output_sbox_share2[0](4)] ==> [sbox_out_num0_domain_6_reg(4), sbox_out_num0_domain_5_reg(4), sbox_out_num0_domain_4_reg(4), \rand_bit_cycle3[10](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 4.2655 --> OKAY
@[\first_module/wire_output_b_stage1_share2(1), inner_plus_cross_module_equation_num4_domain_9(4)] ==> [\secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \first_module/b_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \rand_bit_cycle2[17](1)] -log10(p) = 4.2525 --> OKAY
@[N50(2), N2(5)] ==> [\rand_bit_cycle3[2](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle3[23](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 4.23697 --> OKAY
@[N26(1), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle3[13](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 4.22092 --> OKAY
@[N28(1), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle3[13](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 4.22092 --> OKAY
@[N46(4), \first_module/wire_output_abcd_stage1_share3(4)] ==> [\rand_bit_cycle2[15](4), \rand_bit_cycle2[30](4), \rand_bit_cycle3[22](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 4.18959 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(1), \secon_module/a0b0c0d0_stage1_share1(4)] ==> [\sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4), \rand_bit_cycle1[54](4), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1), \rand_bit_cycle1[27](1)] -log10(p) = 4.17516 --> OKAY
@[\secon_module/wire_output_ad_stage1_share3(3), \secon_module/b0_stage1_share1(4)] ==> [\rand_bit_cycle1[41](4), \sbox_input_share1[5](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[37](4), \rand_bit_cycle2[37](3), \rand_bit_cycle2[52](3)] -log10(p) = 4.16365 --> OKAY
@[\output_sbox_share1[1](2), \secon_module/a_share2(4)] ==> [\sbox_input_share3[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[28](4), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 4.15997 --> OKAY
@[\first_module/b0c0_stage1_share1(2), \output_sbox_share3[3](5)] ==> [sbox_out_num3_domain_9_reg(5), sbox_out_num3_domain_8_reg(5), sbox_out_num3_domain_7_reg(5), \rand_bit_cycle1[20](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2)] -log10(p) = 4.14769 --> OKAY
@[\first_module/b_pipelined_share2_reg(4), \first_module/c_share2(4)] ==> [\sbox_input_share3[2](4), \rand_bit_cycle1[7](4), \rand_bit_cycle1[3](4), \first_module/b_pipelined_share2_reg(4)] -log10(p) = 4.14042 --> OKAY
@[\output_sbox_share1[3](3), \secon_module/wire_output_acd_stage1_share1(4)] ==> [\secon_module/a0c0_stage1_share1_reg(4), \secon_module/a0d0_stage1_share1_reg(4), \secon_module/c0d0_stage1_share1_reg(4), \secon_module/a0c0d0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[43](4), sbox_out_num3_domain_3_reg(3), sbox_out_num3_domain_2_reg(3), sbox_out_num3_domain_1_reg(3)] -log10(p) = 4.10521 --> OKAY
@[\first_module/b_pipelined_share2_reg(2), \first_module/wire_output_bd_stage1_share1(3)] ==> [\first_module/b0d0_stage1_share1_reg(3), \first_module/output_b_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[9](3), \first_module/b_pipelined_share2_reg(2)] -log10(p) = 4.1013 --> OKAY
@[\secon_module/wire_output_abc_stage1_share1(3), N20(5)] ==> [\rand_bit_cycle3[10](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[41](3)] -log10(p) = 4.08146 --> OKAY
@[\first_module/wire_output_b_stage1_share2(1), \first_module/b_share2(4)] ==> [\sbox_input_share3[1](4), \rand_bit_cycle1[6](4), \rand_bit_cycle1[2](4), \first_module/b_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \rand_bit_cycle2[17](1)] -log10(p) = 4.0717 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share3(2), \secon_module/wire_output_c_stage1_share2(5)] ==> [\secon_module/c_pipelined_share1_reg(5), \secon_module/output_c_stage1_share2(5), \rand_bit_cycle2[48](5), \rand_bit_cycle2[45](2), \rand_bit_cycle2[60](2)] -log10(p) = 4.07095 --> OKAY
@[\secon_module/wire_output_abd_stage1_share3(1), \first_module/wire_output_bcd_stage1_share3(4)] ==> [\rand_bit_cycle2[14](4), \rand_bit_cycle2[29](4), \rand_bit_cycle2[42](1), \rand_bit_cycle2[57](1)] -log10(p) = 4.05913 --> OKAY
@[\first_module/wire_output_d_stage1_share1(2), \first_module/wire_output_a_stage1_share3(3)] ==> [\rand_bit_cycle2[1](3), \rand_bit_cycle2[16](3), \first_module/output_d_stage1_share1(2), \rand_bit_cycle2[4](2)] -log10(p) = 4.053 --> OKAY
@[\secon_module/a0b0c0_stage1_share1(4), \secon_module/a_share2(5)] ==> [\sbox_input_share3[4](5), \rand_bit_cycle1[32](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4)] -log10(p) = 4.04897 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(3), \secon_module/wire_output_ab_stage1_share2(3)] ==> [\secon_module/a0b0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[50](3), \sbox_input_share1[0](3), \sbox_input_share1[1](3), \sbox_input_share1[2](3), \sbox_input_share1[3](3), \rand_bit_cycle1[1](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[9](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[12](3), \rand_bit_cycle1[27](3)] -log10(p) = 4.04167 --> OKAY
@[\secon_module/wire_output_bc_stage1_share3(2), \output_sbox_share2[2](3)] ==> [sbox_out_num2_domain_6_reg(3), sbox_out_num2_domain_5_reg(3), sbox_out_num2_domain_4_reg(3), \rand_bit_cycle2[38](2), \rand_bit_cycle2[53](2)] -log10(p) = 4.03381 --> OKAY
@[\secon_module/wire_output_ab_stage1_share1(1), inner_plus_cross_module_equation_num5_domain_9(2)] ==> [\secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \rand_bit_cycle2[35](1)] -log10(p) = 4.01662 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(2), \secon_module/wire_output_bd_stage1_share1(3)] ==> [\secon_module/b0d0_stage1_share1_reg(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[39](3), \sbox_input_share1[0](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \sbox_input_share1[3](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2), \rand_bit_cycle1[12](2), \rand_bit_cycle1[27](2)] -log10(p) = 3.97656 --> OKAY
@[\output_sbox_share1[6](2), \first_module/wire_output_d_stage1_share2(5)] ==> [\first_module/d_pipelined_share1_reg(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[19](5), sbox_out_num6_domain_3_reg(2), sbox_out_num6_domain_2_reg(2), sbox_out_num6_domain_1_reg(2)] -log10(p) = 3.96464 --> OKAY
@[\secon_module/c_share1(4), \secon_module/wire_output_bd_stage1_share2(5)] ==> [\secon_module/b0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[54](5), \sbox_input_share2[6](4), \rand_bit_cycle1[34](4), \rand_bit_cycle1[38](4)] -log10(p) = 3.9605 --> OKAY
@[N16(2), \first_module/wire_output_abd_stage1_share1(2)] ==> [\first_module/a0b0_stage1_share1_reg(2), \first_module/a0d0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/a0b0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_b_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[12](2), \rand_bit_cycle3[7](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.94794 --> OKAY
@[\secon_module/b0c0_stage1_share1(1), N39(5)] ==> [\secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle1[47](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.94472 --> OKAY
@[N6(2), \first_module/b_share1(2)] ==> [\sbox_input_share2[1](2), \rand_bit_cycle1[6](2), \rand_bit_cycle1[10](2), \rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.94244 --> OKAY
@[\secon_module/wire_output_ad_stage1_share1(3), \secon_module/wire_output_ac_stage1_share1(5)] ==> [\secon_module/a0c0_stage1_share1_reg(5), \secon_module/output_a_stage1_share1(5), \secon_module/output_c_stage1_share1(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \rand_bit_cycle2[36](5), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[37](3)] -log10(p) = 3.93925 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(2), \first_module/wire_output_cd_stage1_share1(2)] ==> [\first_module/a0b0_stage1_share1_reg(2), \first_module/a0d0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/c0d0_stage1_share1_reg(2), \first_module/a0b0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_b_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[10](2), \rand_bit_cycle2[12](2)] -log10(p) = 3.93129 --> OKAY
@[\first_module/wire_output_abcd_stage1_share1(4), \output_sbox_share3[4](5)] ==> [sbox_out_num4_domain_9_reg(5), sbox_out_num4_domain_8_reg(5), sbox_out_num4_domain_7_reg(5), \first_module/a0b0_stage1_share1_reg(4), \first_module/a0c0_stage1_share1_reg(4), \first_module/a0d0_stage1_share1_reg(4), \first_module/b0c0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/c0d0_stage1_share1_reg(4), \first_module/a0b0c0_stage1_share1_reg(4), \first_module/a0b0d0_stage1_share1_reg(4), \first_module/a0c0d0_stage1_share1_reg(4), \first_module/b0c0d0_stage1_share1_reg(4), \first_module/a0b0c0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[15](4)] -log10(p) = 3.92753 --> OKAY
@[\first_module/c0d0_stage1_share1(1), \secon_module/wire_output_bd_stage1_share2(4)] ==> [\secon_module/b0d0_stage1_share2_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \secon_module/output_b_stage1_share2(4), \secon_module/output_d_stage1_share2(4), \rand_bit_cycle2[54](4), \rand_bit_cycle1[22](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.92321 --> OKAY
@[\output_sbox_share3[2](3), \first_module/wire_output_acd_stage1_share3(5)] ==> [\rand_bit_cycle2[13](5), \rand_bit_cycle2[28](5), sbox_out_num2_domain_9_reg(3), sbox_out_num2_domain_8_reg(3), sbox_out_num2_domain_7_reg(3)] -log10(p) = 3.90034 --> OKAY
@[\first_module/c_share1(2), \first_module/wire_output_c_stage1_share3(4)] ==> [\rand_bit_cycle2[3](4), \rand_bit_cycle2[18](4), \sbox_input_share2[2](2), \rand_bit_cycle1[7](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.89849 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(4), \secon_module/wire_output_bcd_stage1_share2(5)] ==> [\secon_module/b0c0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/c0d0_stage1_share2_reg(5), \secon_module/b0c0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[59](5), \first_module/a0b0_stage1_share1_reg(4), \first_module/a0d0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/a0b0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[12](4)] -log10(p) = 3.89571 --> OKAY
@[\first_module/wire_output_bd_stage1_share1(2), N48(3)] ==> [\rand_bit_cycle3[22](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \first_module/b0d0_stage1_share1_reg(2), \first_module/output_b_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[9](2)] -log10(p) = 3.88891 --> OKAY
@[N50(2), \first_module/wire_output_bcd_stage1_share1(4)] ==> [\first_module/b0c0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/c0d0_stage1_share1_reg(4), \first_module/b0c0d0_stage1_share1_reg(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[14](4), \rand_bit_cycle3[23](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.86973 --> OKAY
@[\output_sbox_share2[6](4), \first_module/b0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[21](5), \sbox_input_share1[1](5), \sbox_input_share1[3](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[10](5), \rand_bit_cycle1[12](5), sbox_out_num6_domain_6_reg(4), sbox_out_num6_domain_5_reg(4), sbox_out_num6_domain_4_reg(4)] -log10(p) = 3.86177 --> OKAY
@[\first_module/wire_output_ac_stage1_share1(4), \secon_module/a0b0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[51](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[39](4), \first_module/a0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[6](4)] -log10(p) = 3.86011 --> OKAY
@[\secon_module/wire_output_ad_stage1_share3(2), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \rand_bit_cycle2[37](2), \rand_bit_cycle2[52](2)] -log10(p) = 3.85508 --> OKAY
@[N38(5), \first_module/a0b0c0d0_stage1_share1(5)] ==> [\sbox_input_share1[0](5), \sbox_input_share1[1](5), \sbox_input_share1[2](5), \sbox_input_share1[3](5), \rand_bit_cycle1[1](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[9](5), \rand_bit_cycle1[10](5), \rand_bit_cycle1[11](5), \rand_bit_cycle1[12](5), \rand_bit_cycle1[27](5), \rand_bit_cycle3[18](5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5)] -log10(p) = 3.85495 --> OKAY
@[\first_module/c0_stage1_share1(2), \first_module/wire_output_d_stage1_share3(3)] ==> [\rand_bit_cycle2[4](3), \rand_bit_cycle2[19](3), \rand_bit_cycle1[15](2), \sbox_input_share1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.85489 --> OKAY
@[\first_module/a_pipelined_share2_reg(2), \secon_module/wire_output_c_stage1_share3(2)] ==> [\rand_bit_cycle2[33](2), \rand_bit_cycle2[48](2), \first_module/a_pipelined_share2_reg(2)] -log10(p) = 3.84373 --> OKAY
@[\output_sbox_share3[4](3), \first_module/wire_output_a_stage1_share2(4)] ==> [\first_module/a_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \rand_bit_cycle2[16](4), sbox_out_num4_domain_9_reg(3), sbox_out_num4_domain_8_reg(3), sbox_out_num4_domain_7_reg(3)] -log10(p) = 3.83741 --> OKAY
@[\secon_module/a0b0c0_stage1_share1(4), \first_module/c_pipelined_share2_reg(5)] ==> [\first_module/c_pipelined_share2_reg(5), \rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4)] -log10(p) = 3.83715 --> OKAY
@[\first_module/a0_stage1_share1(3), \first_module/wire_output_bc_stage1_share2(5)] ==> [\first_module/b0c0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \rand_bit_cycle2[23](5), \rand_bit_cycle1[13](3), \sbox_input_share1[0](3), \rand_bit_cycle1[1](3), \rand_bit_cycle1[9](3)] -log10(p) = 3.83675 --> OKAY
@[N25(2), \first_module/b0d0_stage1_share1(3)] ==> [\rand_bit_cycle1[21](3), \sbox_input_share1[1](3), \sbox_input_share1[3](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[12](3), \rand_bit_cycle3[12](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.83032 --> OKAY
@[N6(2), \output_sbox_share2[4](5)] ==> [sbox_out_num4_domain_6_reg(5), sbox_out_num4_domain_5_reg(5), sbox_out_num4_domain_4_reg(5), \rand_bit_cycle3[3](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.808 --> OKAY
@[\secon_module/wire_output_abc_stage1_share2(3), \secon_module/wire_output_abd_stage1_share2(5)] ==> [\secon_module/a0b0_stage1_share2_reg(5), \secon_module/a0d0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/a0b0d0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[57](5), \secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0c0_stage1_share2_reg(3), \secon_module/b0c0_stage1_share2_reg(3), \secon_module/a0b0c0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[56](3)] -log10(p) = 3.80535 --> OKAY
@[\first_module/wire_output_c_stage1_share3(2), N18(5)] ==> [\rand_bit_cycle3[8](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle2[3](2), \rand_bit_cycle2[18](2)] -log10(p) = 3.80116 --> OKAY
@[N21(4), N42(4)] ==> [\rand_bit_cycle3[19](4), \rand_bit_cycle3[11](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.79705 --> OKAY
@[N41(1), \secon_module/a0b0c0d0_stage1_share1(4)] ==> [\sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4), \rand_bit_cycle1[54](4), \rand_bit_cycle3[20](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.79324 --> OKAY
@[N44(1), \secon_module/a0b0c0d0_stage1_share1(4)] ==> [\sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4), \rand_bit_cycle1[54](4), \rand_bit_cycle3[20](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.79324 --> OKAY
@[\first_module/wire_output_a_stage1_share3(1), \secon_module/a_share2(4)] ==> [\sbox_input_share3[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[28](4), \rand_bit_cycle2[1](1), \rand_bit_cycle2[16](1)] -log10(p) = 3.79202 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(2), \first_module/a0b0c0d0_stage1_share1(5)] ==> [\sbox_input_share1[0](5), \sbox_input_share1[1](5), \sbox_input_share1[2](5), \sbox_input_share1[3](5), \rand_bit_cycle1[1](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[9](5), \rand_bit_cycle1[10](5), \rand_bit_cycle1[11](5), \rand_bit_cycle1[12](5), \rand_bit_cycle1[27](5), \first_module/b0c0_stage1_share1_reg(2), \first_module/output_b_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[8](2)] -log10(p) = 3.79022 --> OKAY
@[\secon_module/wire_output_bc_stage1_share1(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[38](1)] -log10(p) = 3.78851 --> OKAY
@[\output_sbox_share3[2](2), \first_module/wire_output_abc_stage1_share2(3)] ==> [\first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[26](3), sbox_out_num2_domain_9_reg(2), sbox_out_num2_domain_8_reg(2), sbox_out_num2_domain_7_reg(2)] -log10(p) = 3.78766 --> OKAY
@[\output_sbox_share1[7](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num7_domain_3_reg(1), sbox_out_num7_domain_2_reg(1), sbox_out_num7_domain_1_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share1[6](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num6_domain_3_reg(1), sbox_out_num6_domain_2_reg(1), sbox_out_num6_domain_1_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share1[5](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num5_domain_3_reg(1), sbox_out_num5_domain_2_reg(1), sbox_out_num5_domain_1_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share1[4](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num4_domain_3_reg(1), sbox_out_num4_domain_2_reg(1), sbox_out_num4_domain_1_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share1[3](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num3_domain_3_reg(1), sbox_out_num3_domain_2_reg(1), sbox_out_num3_domain_1_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share1[2](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num2_domain_3_reg(1), sbox_out_num2_domain_2_reg(1), sbox_out_num2_domain_1_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share1[1](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num1_domain_3_reg(1), sbox_out_num1_domain_2_reg(1), sbox_out_num1_domain_1_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share1[0](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num0_domain_3_reg(1), sbox_out_num0_domain_2_reg(1), sbox_out_num0_domain_1_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share2[7](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num7_domain_6_reg(1), sbox_out_num7_domain_5_reg(1), sbox_out_num7_domain_4_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share2[6](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num6_domain_6_reg(1), sbox_out_num6_domain_5_reg(1), sbox_out_num6_domain_4_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share2[5](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num5_domain_6_reg(1), sbox_out_num5_domain_5_reg(1), sbox_out_num5_domain_4_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share2[4](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num4_domain_6_reg(1), sbox_out_num4_domain_5_reg(1), sbox_out_num4_domain_4_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share2[3](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num3_domain_6_reg(1), sbox_out_num3_domain_5_reg(1), sbox_out_num3_domain_4_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share2[2](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num2_domain_6_reg(1), sbox_out_num2_domain_5_reg(1), sbox_out_num2_domain_4_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share2[1](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num1_domain_6_reg(1), sbox_out_num1_domain_5_reg(1), sbox_out_num1_domain_4_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share2[0](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num0_domain_6_reg(1), sbox_out_num0_domain_5_reg(1), sbox_out_num0_domain_4_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share3[7](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num7_domain_9_reg(1), sbox_out_num7_domain_8_reg(1), sbox_out_num7_domain_7_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share3[6](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num6_domain_9_reg(1), sbox_out_num6_domain_8_reg(1), sbox_out_num6_domain_7_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share3[5](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num5_domain_9_reg(1), sbox_out_num5_domain_8_reg(1), sbox_out_num5_domain_7_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share3[4](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num4_domain_9_reg(1), sbox_out_num4_domain_8_reg(1), sbox_out_num4_domain_7_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share3[3](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num3_domain_9_reg(1), sbox_out_num3_domain_8_reg(1), sbox_out_num3_domain_7_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share3[2](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num2_domain_9_reg(1), sbox_out_num2_domain_8_reg(1), sbox_out_num2_domain_7_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share3[1](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num1_domain_9_reg(1), sbox_out_num1_domain_8_reg(1), sbox_out_num1_domain_7_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\output_sbox_share3[0](1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), sbox_out_num0_domain_9_reg(1), sbox_out_num0_domain_8_reg(1), sbox_out_num0_domain_7_reg(1)] -log10(p) = 3.78555 --> OKAY
@[inner_plus_cross_module_equation_num5_domain_5(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.78555 --> OKAY
@[inner_plus_cross_module_equation_num6_domain_9(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[N0(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\first_module/d_pipelined_share2_reg(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \first_module/d_pipelined_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\first_module/c_pipelined_share2_reg(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \first_module/c_pipelined_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\first_module/b_pipelined_share2_reg(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \first_module/b_pipelined_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\first_module/a_pipelined_share2_reg(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \first_module/a_pipelined_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\secon_module/d_pipelined_share2_reg(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/d_pipelined_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\secon_module/c_pipelined_share2_reg(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/c_pipelined_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\secon_module/b_pipelined_share2_reg(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/b_pipelined_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[\secon_module/a_pipelined_share2_reg(1), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/a_pipelined_share2_reg(1)] -log10(p) = 3.78555 --> OKAY
@[N1(2), \secon_module/b0c0_stage1_share1(3)] ==> [\rand_bit_cycle1[47](3), \sbox_input_share1[5](3), \sbox_input_share1[6](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[37](3), \rand_bit_cycle1[38](3), \rand_bit_cycle3[1](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.78374 --> OKAY
@[\secon_module/a_share1(3), \secon_module/b_share1(5)] ==> [\sbox_input_share2[5](5), \rand_bit_cycle1[33](5), \rand_bit_cycle1[37](5), \sbox_input_share2[4](3), \rand_bit_cycle1[32](3), \rand_bit_cycle1[36](3)] -log10(p) = 3.78278 --> OKAY
@[\output_sbox_share1[5](4), \output_sbox_share2[6](5)] ==> [sbox_out_num6_domain_6_reg(5), sbox_out_num6_domain_5_reg(5), sbox_out_num6_domain_4_reg(5), sbox_out_num5_domain_3_reg(4), sbox_out_num5_domain_2_reg(4), sbox_out_num5_domain_1_reg(4)] -log10(p) = 3.78125 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share1(2), N24(5)] ==> [\rand_bit_cycle3[11](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \secon_module/a0b0_stage1_share1_reg(2), \secon_module/a0c0_stage1_share1_reg(2), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/b0c0_stage1_share1_reg(2), \secon_module/b0d0_stage1_share1_reg(2), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/a0b0c0_stage1_share1_reg(2), \secon_module/a0b0d0_stage1_share1_reg(2), \secon_module/a0c0d0_stage1_share1_reg(2), \secon_module/b0c0d0_stage1_share1_reg(2), \secon_module/a0b0c0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[45](2)] -log10(p) = 3.77719 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(4), \first_module/a0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[18](4), \sbox_input_share1[0](4), \sbox_input_share1[2](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[11](4), \first_module/a0b0_stage1_share2_reg(4), \first_module/a0d0_stage1_share2_reg(4), \first_module/b0d0_stage1_share2_reg(4), \first_module/a0b0d0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[27](4)] -log10(p) = 3.76114 --> OKAY
@[\output_sbox_share2[7](2), \secon_module/a_share1(5)] ==> [\sbox_input_share2[4](5), \rand_bit_cycle1[32](5), \rand_bit_cycle1[36](5), sbox_out_num7_domain_6_reg(2), sbox_out_num7_domain_5_reg(2), sbox_out_num7_domain_4_reg(2)] -log10(p) = 3.75726 --> OKAY
@[\output_sbox_share2[0](5), N18(5)] ==> [\rand_bit_cycle3[8](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), sbox_out_num0_domain_6_reg(5), sbox_out_num0_domain_5_reg(5), sbox_out_num0_domain_4_reg(5)] -log10(p) = 3.74451 --> OKAY
@[\secon_module/wire_output_c_stage1_share3(1), \first_module/b_share2(4)] ==> [\sbox_input_share3[1](4), \rand_bit_cycle1[6](4), \rand_bit_cycle1[2](4), \rand_bit_cycle2[33](1), \rand_bit_cycle2[48](1)] -log10(p) = 3.74422 --> OKAY
@[\output_sbox_share3[4](3), N14(4)] ==> [\rand_bit_cycle3[7](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), sbox_out_num4_domain_9_reg(3), sbox_out_num4_domain_8_reg(3), sbox_out_num4_domain_7_reg(3)] -log10(p) = 3.74301 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(3), \secon_module/wire_output_a_stage1_share1(5)] ==> [\secon_module/output_a_stage1_share1(5), \rand_bit_cycle2[31](5), \rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3)] -log10(p) = 3.73558 --> OKAY
@[\first_module/wire_output_bd_stage1_share1(3), \secon_module/d_share1(3)] ==> [\sbox_input_share2[7](3), \rand_bit_cycle1[35](3), \rand_bit_cycle1[39](3), \first_module/b0d0_stage1_share1_reg(3), \first_module/output_b_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[9](3)] -log10(p) = 3.73499 --> OKAY
@[\first_module/wire_output_c_stage1_share3(2), N44(5)] ==> [\rand_bit_cycle3[20](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle2[3](2), \rand_bit_cycle2[18](2)] -log10(p) = 3.73268 --> OKAY
@[\first_module/wire_output_bd_stage1_share1(5), \secon_module/wire_output_ab_stage1_share1(5)] ==> [\secon_module/a0b0_stage1_share1_reg(5), \secon_module/output_a_stage1_share1(5), \secon_module/output_b_stage1_share1(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \rand_bit_cycle2[35](5), \first_module/b0d0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[9](5)] -log10(p) = 3.73141 --> OKAY
@[N18(4), N24(5)] ==> [\rand_bit_cycle3[11](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle3[8](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.72964 --> OKAY
@[N1(2), \secon_module/wire_output_bc_stage1_share2(3)] ==> [\secon_module/b0c0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[53](3), \rand_bit_cycle3[1](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.72503 --> OKAY
@[N9(1), \first_module/wire_output_abd_stage1_share1(2)] ==> [\first_module/a0b0_stage1_share1_reg(2), \first_module/a0d0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/a0b0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_b_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[12](2), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.71238 --> OKAY
@[N12(1), \first_module/wire_output_abd_stage1_share1(2)] ==> [\first_module/a0b0_stage1_share1_reg(2), \first_module/a0d0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/a0b0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_b_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[12](2), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.71238 --> OKAY
@[\secon_module/b0c0_stage1_share1(1), \secon_module/wire_output_b_stage1_share1(5)] ==> [\secon_module/output_b_stage1_share1(5), \rand_bit_cycle2[32](5), \rand_bit_cycle1[47](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.705 --> OKAY
@[\first_module/b_share2(1), inner_plus_cross_module_equation_num2_domain_9(2)] ==> [\secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), \sbox_input_share3[1](1), \rand_bit_cycle1[6](1), \rand_bit_cycle1[2](1)] -log10(p) = 3.69942 --> OKAY
@[\first_module/wire_output_bcd_stage1_share3(3), \output_sbox_share1[5](4)] ==> [sbox_out_num5_domain_3_reg(4), sbox_out_num5_domain_2_reg(4), sbox_out_num5_domain_1_reg(4), \rand_bit_cycle2[14](3), \rand_bit_cycle2[29](3)] -log10(p) = 3.69843 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \first_module/wire_output_ab_stage1_share3(3)] ==> [\rand_bit_cycle2[5](3), \rand_bit_cycle2[20](3), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 3.69751 --> OKAY
@[\secon_module/wire_output_d_stage1_share3(2), \secon_module/wire_output_ac_stage1_share1(5)] ==> [\secon_module/a0c0_stage1_share1_reg(5), \secon_module/output_a_stage1_share1(5), \secon_module/output_c_stage1_share1(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \rand_bit_cycle2[36](5), \rand_bit_cycle2[34](2), \rand_bit_cycle2[49](2)] -log10(p) = 3.69529 --> OKAY
@[N13(3), N12(4)] ==> [\rand_bit_cycle3[5](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle3[6](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 3.69356 --> OKAY
@[\secon_module/b_pipelined_share2_reg(2), \first_module/wire_output_d_stage1_share2(3)] ==> [\first_module/d_pipelined_share1_reg(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[19](3), \secon_module/b_pipelined_share2_reg(2)] -log10(p) = 3.69331 --> OKAY
@[\first_module/wire_output_abc_stage1_share2(3), inner_plus_cross_module_equation_num6_domain_9(5)] ==> [\secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[26](3)] -log10(p) = 3.69305 --> OKAY
@[N11(5), N50(5)] ==> [\rand_bit_cycle3[23](5), \rand_bit_cycle3[6](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5)] -log10(p) = 3.69048 --> OKAY
@[N2(2), N19(3)] ==> [\rand_bit_cycle3[9](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3), \rand_bit_cycle3[2](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.68574 --> OKAY
@[\first_module/wire_output_cd_stage1_share3(3), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle2[10](3), \rand_bit_cycle2[25](3)] -log10(p) = 3.68378 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(2), N49(4)] ==> [\rand_bit_cycle3[24](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \first_module/a0b0_stage1_share1_reg(2), \first_module/a0d0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/a0b0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_b_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[12](2)] -log10(p) = 3.677 --> OKAY
@[\first_module/c0_stage1_share1(2), \first_module/wire_output_d_stage1_share1(3)] ==> [\first_module/output_d_stage1_share1(3), \rand_bit_cycle2[4](3), \rand_bit_cycle1[15](2), \sbox_input_share1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.67487 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(3), \output_sbox_share3[7](4)] ==> [sbox_out_num7_domain_9_reg(4), sbox_out_num7_domain_8_reg(4), sbox_out_num7_domain_7_reg(4), \first_module/b0c0_stage1_share1_reg(3), \first_module/output_b_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[8](3)] -log10(p) = 3.67028 --> OKAY
@[\secon_module/a0c0_stage1_share1(1), N28(2)] ==> [\rand_bit_cycle3[13](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2), \rand_bit_cycle1[45](1), \sbox_input_share1[4](1), \sbox_input_share1[6](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[36](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.65847 --> OKAY
@[\secon_module/d0_stage1_share1(1), \first_module/wire_output_bd_stage1_share2(4)] ==> [\first_module/b0d0_stage1_share2_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_b_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[24](4), \rand_bit_cycle1[43](1), \sbox_input_share1[7](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.65557 --> OKAY
@[\output_sbox_share2[4](3), \secon_module/a0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[46](4), \sbox_input_share1[4](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[39](4), sbox_out_num4_domain_6_reg(3), sbox_out_num4_domain_5_reg(3), sbox_out_num4_domain_4_reg(3)] -log10(p) = 3.65485 --> OKAY
@[\secon_module/wire_output_b_stage1_share2(2), \secon_module/wire_output_acd_stage1_share2(5)] ==> [\secon_module/a0c0_stage1_share2_reg(5), \secon_module/a0d0_stage1_share2_reg(5), \secon_module/c0d0_stage1_share2_reg(5), \secon_module/a0c0d0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[58](5), \secon_module/b_pipelined_share1_reg(2), \secon_module/output_b_stage1_share2(2), \rand_bit_cycle2[47](2)] -log10(p) = 3.6488 --> OKAY
@[\output_sbox_share1[7](3), N25(5)] ==> [\rand_bit_cycle3[12](5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), sbox_out_num7_domain_3_reg(3), sbox_out_num7_domain_2_reg(3), sbox_out_num7_domain_1_reg(3)] -log10(p) = 3.64763 --> OKAY
@[\first_module/wire_output_acd_stage1_share2(5), \secon_module/a0b0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[51](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \sbox_input_share1[7](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \rand_bit_cycle1[39](5), \first_module/a0c0_stage1_share2_reg(5), \first_module/a0d0_stage1_share2_reg(5), \first_module/c0d0_stage1_share2_reg(5), \first_module/a0c0d0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[28](5)] -log10(p) = 3.64505 --> OKAY
@[\secon_module/wire_output_abd_stage1_share2(2), \first_module/wire_output_ab_stage1_share3(5)] ==> [\rand_bit_cycle2[5](5), \rand_bit_cycle2[20](5), \secon_module/a0b0_stage1_share2_reg(2), \secon_module/a0d0_stage1_share2_reg(2), \secon_module/b0d0_stage1_share2_reg(2), \secon_module/a0b0d0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_b_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[57](2)] -log10(p) = 3.63905 --> OKAY
@[\first_module/d_share2(2), \secon_module/wire_output_abd_stage1_share1(5)] ==> [\secon_module/a0b0_stage1_share1_reg(5), \secon_module/a0d0_stage1_share1_reg(5), \secon_module/b0d0_stage1_share1_reg(5), \secon_module/a0b0d0_stage1_share1_reg(5), \secon_module/output_a_stage1_share1(5), \secon_module/output_b_stage1_share1(5), \secon_module/output_d_stage1_share1(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[42](5), \sbox_input_share3[3](2), \rand_bit_cycle1[8](2), \rand_bit_cycle1[4](2)] -log10(p) = 3.6389 --> OKAY
@[N14(4), \secon_module/c_share1(4)] ==> [\sbox_input_share2[6](4), \rand_bit_cycle1[34](4), \rand_bit_cycle1[38](4), \rand_bit_cycle3[7](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 3.62824 --> OKAY
@[N31(1), \first_module/wire_output_bc_stage1_share3(3)] ==> [\rand_bit_cycle2[8](3), \rand_bit_cycle2[23](3), \rand_bit_cycle3[15](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.62026 --> OKAY
@[N29(1), \first_module/wire_output_bc_stage1_share3(3)] ==> [\rand_bit_cycle2[8](3), \rand_bit_cycle2[23](3), \rand_bit_cycle3[15](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.62026 --> OKAY
@[N13(2), \secon_module/a0b0_stage1_share1(3)] ==> [\rand_bit_cycle1[44](3), \sbox_input_share1[4](3), \sbox_input_share1[5](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[37](3), \rand_bit_cycle3[6](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.61523 --> OKAY
@[\first_module/b0c0d0_stage1_share1(3), \secon_module/wire_output_abc_stage1_share3(5)] ==> [\rand_bit_cycle2[41](5), \rand_bit_cycle2[56](5), \rand_bit_cycle1[26](3), \sbox_input_share1[1](3), \sbox_input_share1[2](3), \sbox_input_share1[3](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[12](3)] -log10(p) = 3.61117 --> OKAY
@[N46(1), \secon_module/a0b0_stage1_share1(5)] ==> [\rand_bit_cycle1[44](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \rand_bit_cycle3[22](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.60688 --> OKAY
@[N48(1), \secon_module/a0b0_stage1_share1(5)] ==> [\rand_bit_cycle1[44](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \rand_bit_cycle3[22](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.60688 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(3), \secon_module/wire_output_acd_stage1_share3(5)] ==> [\rand_bit_cycle2[43](5), \rand_bit_cycle2[58](5), \rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3)] -log10(p) = 3.60236 --> OKAY
@[\first_module/b0c0_stage1_share1(1), \output_sbox_share1[6](4)] ==> [sbox_out_num6_domain_3_reg(4), sbox_out_num6_domain_2_reg(4), sbox_out_num6_domain_1_reg(4), \rand_bit_cycle1[20](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1)] -log10(p) = 3.59556 --> OKAY
@[\secon_module/b0c0_stage1_share1(1), \secon_module/b_pipelined_share2_reg(3)] ==> [\secon_module/b_pipelined_share2_reg(3), \rand_bit_cycle1[47](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.59081 --> OKAY
@[\first_module/wire_output_c_stage1_share2(3), \secon_module/a0b0_stage1_share1(4)] ==> [\rand_bit_cycle1[44](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \first_module/c_pipelined_share1_reg(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[18](3)] -log10(p) = 3.59052 --> OKAY
@[\secon_module/wire_output_bd_stage1_share3(2), \secon_module/wire_output_bcd_stage1_share1(5)] ==> [\secon_module/b0c0_stage1_share1_reg(5), \secon_module/b0d0_stage1_share1_reg(5), \secon_module/c0d0_stage1_share1_reg(5), \secon_module/b0c0d0_stage1_share1_reg(5), \secon_module/output_b_stage1_share1(5), \secon_module/output_c_stage1_share1(5), \secon_module/output_d_stage1_share1(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[44](5), \rand_bit_cycle2[39](2), \rand_bit_cycle2[54](2)] -log10(p) = 3.58924 --> OKAY
@[\secon_module/wire_output_abc_stage1_share2(2), \secon_module/a0b0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[51](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \sbox_input_share1[7](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \rand_bit_cycle1[39](5), \secon_module/a0b0_stage1_share2_reg(2), \secon_module/a0c0_stage1_share2_reg(2), \secon_module/b0c0_stage1_share2_reg(2), \secon_module/a0b0c0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_b_stage1_share2(2), \secon_module/output_c_stage1_share2(2), \rand_bit_cycle2[56](2)] -log10(p) = 3.58583 --> OKAY
@[\first_module/a0c0_stage1_share1(1), \first_module/wire_output_ab_stage1_share2(2)] ==> [\first_module/a0b0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_b_stage1_share2(2), \rand_bit_cycle2[20](2), \rand_bit_cycle1[18](1), \sbox_input_share1[0](1), \sbox_input_share1[2](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[11](1)] -log10(p) = 3.58449 --> OKAY
@[\secon_module/a_share2(4), \secon_module/a0b0_stage1_share1(5)] ==> [\rand_bit_cycle1[44](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \sbox_input_share3[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[28](4)] -log10(p) = 3.58232 --> OKAY
@[\secon_module/wire_output_ad_stage1_share3(1), \output_sbox_share1[1](2)] ==> [sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2), \rand_bit_cycle2[37](1), \rand_bit_cycle2[52](1)] -log10(p) = 3.57756 --> OKAY
@[\secon_module/wire_output_cd_stage1_share2(2), \secon_module/b0_stage1_share1(5)] ==> [\rand_bit_cycle1[41](5), \sbox_input_share1[5](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[37](5), \secon_module/c0d0_stage1_share2_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_c_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[55](2)] -log10(p) = 3.57574 --> OKAY
@[\secon_module/wire_output_abc_stage1_share1(3), \first_module/b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[20](4), \sbox_input_share1[1](4), \sbox_input_share1[2](4), \rand_bit_cycle1[2](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[10](4), \rand_bit_cycle1[11](4), \secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[41](3)] -log10(p) = 3.55718 --> OKAY
@[N29(3), \secon_module/b0_stage1_share1(5)] ==> [\rand_bit_cycle1[41](5), \sbox_input_share1[5](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[37](5), \rand_bit_cycle3[15](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.55691 --> OKAY
@[\secon_module/wire_output_d_stage1_share3(2), \first_module/b0_stage1_share1(5)] ==> [\rand_bit_cycle1[14](5), \sbox_input_share1[1](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[10](5), \rand_bit_cycle2[34](2), \rand_bit_cycle2[49](2)] -log10(p) = 3.5485 --> OKAY
@[\output_sbox_share2[1](4), \first_module/b_pipelined_share2_reg(5)] ==> [\first_module/b_pipelined_share2_reg(5), sbox_out_num1_domain_6_reg(4), sbox_out_num1_domain_5_reg(4), sbox_out_num1_domain_4_reg(4)] -log10(p) = 3.54695 --> OKAY
@[\output_sbox_share1[1](2), \output_sbox_share2[5](3)] ==> [sbox_out_num5_domain_6_reg(3), sbox_out_num5_domain_5_reg(3), sbox_out_num5_domain_4_reg(3), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 3.54274 --> OKAY
@[N16(2), \first_module/wire_output_bcd_stage1_share1(2)] ==> [\first_module/b0c0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/c0d0_stage1_share1_reg(2), \first_module/b0c0d0_stage1_share1_reg(2), \first_module/output_b_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[14](2), \rand_bit_cycle3[7](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.53959 --> OKAY
@[\secon_module/wire_output_a_stage1_share3(2), N50(5)] ==> [\rand_bit_cycle3[23](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle2[31](2), \rand_bit_cycle2[46](2)] -log10(p) = 3.5384 --> OKAY
@[\first_module/c0_stage1_share1(1), N12(5)] ==> [\rand_bit_cycle3[5](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle1[15](1), \sbox_input_share1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[11](1)] -log10(p) = 3.52725 --> OKAY
@[\first_module/wire_output_c_stage1_share1(1), \output_sbox_share3[2](3)] ==> [sbox_out_num2_domain_9_reg(3), sbox_out_num2_domain_8_reg(3), sbox_out_num2_domain_7_reg(3), \first_module/output_c_stage1_share1(1), \rand_bit_cycle2[3](1)] -log10(p) = 3.52692 --> OKAY
@[\first_module/a_pipelined_share2_reg(2), N6(4)] ==> [\rand_bit_cycle3[3](4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \first_module/a_pipelined_share2_reg(2)] -log10(p) = 3.52538 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(2), N4(4)] ==> [\rand_bit_cycle3[3](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \first_module/a0b0_stage1_share1_reg(2), \first_module/a0d0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/a0b0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_b_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[12](2)] -log10(p) = 3.52468 --> OKAY
@[N34(1), \first_module/wire_output_d_stage1_share2(3)] ==> [\first_module/d_pipelined_share1_reg(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[19](3), \rand_bit_cycle3[17](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.51066 --> OKAY
@[N37(1), \first_module/wire_output_d_stage1_share2(3)] ==> [\first_module/d_pipelined_share1_reg(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[19](3), \rand_bit_cycle3[17](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.51066 --> OKAY
@[\secon_module/wire_output_acd_stage1_share2(1), N35(3)] ==> [\rand_bit_cycle3[16](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \secon_module/a0c0_stage1_share2_reg(1), \secon_module/a0d0_stage1_share2_reg(1), \secon_module/c0d0_stage1_share2_reg(1), \secon_module/a0c0d0_stage1_share2_reg(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \secon_module/output_a_stage1_share2(1), \secon_module/output_c_stage1_share2(1), \secon_module/output_d_stage1_share2(1), \rand_bit_cycle2[58](1)] -log10(p) = 3.50837 --> OKAY
@[\first_module/wire_output_b_stage1_share1(1), \first_module/wire_output_bd_stage1_share1(2)] ==> [\first_module/b0d0_stage1_share1_reg(2), \first_module/output_b_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[9](2), \first_module/output_b_stage1_share1(1), \rand_bit_cycle2[2](1)] -log10(p) = 3.50832 --> OKAY
@[\output_sbox_share2[5](2), inner_plus_cross_module_equation_num1_domain_5(2)] ==> [\secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2), sbox_out_num5_domain_6_reg(2), sbox_out_num5_domain_5_reg(2), sbox_out_num5_domain_4_reg(2)] -log10(p) = 3.5082 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(1), \output_sbox_share1[5](2)] ==> [sbox_out_num5_domain_3_reg(2), sbox_out_num5_domain_2_reg(2), sbox_out_num5_domain_1_reg(2), \first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[27](1)] -log10(p) = 3.50694 --> OKAY
@[\first_module/c0d0_stage1_share1(2), \output_sbox_share3[5](4)] ==> [sbox_out_num5_domain_9_reg(4), sbox_out_num5_domain_8_reg(4), sbox_out_num5_domain_7_reg(4), \rand_bit_cycle1[22](2), \sbox_input_share1[2](2), \sbox_input_share1[3](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[11](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.492 --> OKAY
@[\output_sbox_share1[2](4), \first_module/wire_output_abc_stage1_share1(4)] ==> [\first_module/a0b0_stage1_share1_reg(4), \first_module/a0c0_stage1_share1_reg(4), \first_module/b0c0_stage1_share1_reg(4), \first_module/a0b0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[11](4), sbox_out_num2_domain_3_reg(4), sbox_out_num2_domain_2_reg(4), sbox_out_num2_domain_1_reg(4)] -log10(p) = 3.48684 --> OKAY
@[\output_sbox_share1[1](2), \secon_module/wire_output_b_stage1_share3(2)] ==> [\rand_bit_cycle2[32](2), \rand_bit_cycle2[47](2), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 3.48462 --> OKAY
@[\secon_module/wire_output_c_stage1_share1(3), \output_sbox_share3[5](5)] ==> [sbox_out_num5_domain_9_reg(5), sbox_out_num5_domain_8_reg(5), sbox_out_num5_domain_7_reg(5), \secon_module/output_c_stage1_share1(3), \rand_bit_cycle2[33](3)] -log10(p) = 3.48344 --> OKAY
@[\secon_module/wire_output_bc_stage1_share3(4), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle2[38](4), \rand_bit_cycle2[53](4)] -log10(p) = 3.48332 --> OKAY
@[N18(3), \first_module/wire_output_bcd_stage1_share2(4)] ==> [\first_module/b0c0_stage1_share2_reg(4), \first_module/b0d0_stage1_share2_reg(4), \first_module/c0d0_stage1_share2_reg(4), \first_module/b0c0d0_stage1_share2_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_b_stage1_share2(4), \first_module/output_c_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[29](4), \rand_bit_cycle3[8](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.47879 --> OKAY
@[\first_module/a0d0_stage1_share1(2), \first_module/wire_output_cd_stage1_share1(3)] ==> [\first_module/c0d0_stage1_share1_reg(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[10](3), \rand_bit_cycle1[19](2), \sbox_input_share1[0](2), \sbox_input_share1[3](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.47794 --> OKAY
@[N33(5), \secon_module/a_share2(5)] ==> [\sbox_input_share3[4](5), \rand_bit_cycle1[32](5), \rand_bit_cycle1[28](5), \rand_bit_cycle3[16](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5)] -log10(p) = 3.46855 --> OKAY
@[N34(4), \first_module/b0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[21](5), \sbox_input_share1[1](5), \sbox_input_share1[3](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[10](5), \rand_bit_cycle1[12](5), \rand_bit_cycle3[17](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.46618 --> OKAY
@[\first_module/wire_output_ac_stage1_share3(2), \secon_module/wire_output_d_stage1_share1(4)] ==> [\secon_module/output_d_stage1_share1(4), \rand_bit_cycle2[34](4), \rand_bit_cycle2[6](2), \rand_bit_cycle2[21](2)] -log10(p) = 3.46546 --> OKAY
@[\secon_module/b_share2(1), \first_module/wire_output_d_stage1_share2(3)] ==> [\first_module/d_pipelined_share1_reg(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[19](3), \sbox_input_share3[5](1), \rand_bit_cycle1[33](1), \rand_bit_cycle1[29](1)] -log10(p) = 3.46361 --> OKAY
@[\secon_module/wire_output_b_stage1_share2(2), \secon_module/a_share2(5)] ==> [\sbox_input_share3[4](5), \rand_bit_cycle1[32](5), \rand_bit_cycle1[28](5), \secon_module/b_pipelined_share1_reg(2), \secon_module/output_b_stage1_share2(2), \rand_bit_cycle2[47](2)] -log10(p) = 3.45846 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(1), \output_sbox_share1[7](4)] ==> [sbox_out_num7_domain_3_reg(4), sbox_out_num7_domain_2_reg(4), sbox_out_num7_domain_1_reg(4), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1), \rand_bit_cycle1[27](1)] -log10(p) = 3.44589 --> OKAY
@[N17(5), N50(5)] ==> [\rand_bit_cycle3[23](5), \rand_bit_cycle3[9](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5)] -log10(p) = 3.44575 --> OKAY
@[\secon_module/c_pipelined_share2_reg(2), \secon_module/wire_output_ac_stage1_share3(3)] ==> [\rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3), \secon_module/c_pipelined_share2_reg(2)] -log10(p) = 3.44347 --> OKAY
@[\secon_module/b0_stage1_share1(1), N21(4)] ==> [\rand_bit_cycle3[11](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle1[41](1), \sbox_input_share1[5](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[37](1)] -log10(p) = 3.44209 --> OKAY
@[N31(2), N10(5)] ==> [\rand_bit_cycle3[4](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \rand_bit_cycle3[15](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.43862 --> OKAY
@[\first_module/wire_output_abcd_stage1_share1(3), N8(4)] ==> [\rand_bit_cycle3[4](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \first_module/a0b0_stage1_share1_reg(3), \first_module/a0c0_stage1_share1_reg(3), \first_module/a0d0_stage1_share1_reg(3), \first_module/b0c0_stage1_share1_reg(3), \first_module/b0d0_stage1_share1_reg(3), \first_module/c0d0_stage1_share1_reg(3), \first_module/a0b0c0_stage1_share1_reg(3), \first_module/a0b0d0_stage1_share1_reg(3), \first_module/a0c0d0_stage1_share1_reg(3), \first_module/b0c0d0_stage1_share1_reg(3), \first_module/a0b0c0d0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_b_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[15](3)] -log10(p) = 3.43856 --> OKAY
@[\first_module/wire_output_ad_stage1_share1(1), \output_sbox_share2[2](3)] ==> [sbox_out_num2_domain_6_reg(3), sbox_out_num2_domain_5_reg(3), sbox_out_num2_domain_4_reg(3), \first_module/a0d0_stage1_share1_reg(1), \first_module/output_a_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/a_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[7](1)] -log10(p) = 3.43646 --> OKAY
@[\first_module/wire_output_bcd_stage1_share2(1), \output_sbox_share1[3](4)] ==> [sbox_out_num3_domain_3_reg(4), sbox_out_num3_domain_2_reg(4), sbox_out_num3_domain_1_reg(4), \first_module/b0c0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/c0d0_stage1_share2_reg(1), \first_module/b0c0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[29](1)] -log10(p) = 3.43497 --> OKAY
