$date
	Mon Feb 05 12:38:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module questhree_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module inst $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1#
1&
#20
1!
0#
0&
1$
1'
#30
1#
1&
#40
1!
0#
0&
0$
0'
1"
1%
#50
0!
1#
1&
#60
1!
0#
0&
1$
1'
#70
0!
1#
1&
#80
