
---------- Begin Simulation Statistics ----------
final_tick                                59283516500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 357248                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694428                       # Number of bytes of host memory used
host_op_rate                                   390943                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   279.92                       # Real time elapsed on the host
host_tick_rate                              211788938                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059284                       # Number of seconds simulated
sim_ticks                                 59283516500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.599291                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8747638                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9985969                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155030                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16521994                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540203                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240173                       # Number of indirect misses.
system.cpu.branchPred.lookups                20628853                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050674                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1215                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.185670                       # CPI: cycles per instruction
system.cpu.discardedOps                        775658                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           50002132                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17198919                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10081974                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6134749                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.843405                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118567033                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       112432284                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        131120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          650                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        96042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          997                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       196984                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            997                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48624                       # Transaction distribution
system.membus.trans_dist::CleanEvict              148                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71612                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10736                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       213468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 213468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4191104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4191104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             82348                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82348    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82348                       # Request fanout histogram
system.membus.respLayer1.occupancy          274216000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           251250000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             27592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       137005                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            73354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           73354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           812                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26780                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       296306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                297930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6032480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6058464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49720                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1555968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           150666                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104106                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 149015     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1651      1.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             150666                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          142682500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         100134998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            812499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18587                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18595                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data               18587                       # number of overall hits
system.l2.overall_hits::total                   18595                       # number of overall hits
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              81547                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82351                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data             81547                       # number of overall misses
system.l2.overall_misses::total                 82351                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6306604000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6367094500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60490500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6306604000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6367094500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           100134                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               100946                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          100134                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              100946                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.990148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.814379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.815793                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.990148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.814379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.815793                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75236.940299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77337.044894                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77316.541390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75236.940299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77337.044894                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77316.541390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48624                       # number of writebacks
system.l2.writebacks::total                     48624                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         81545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82348                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        81545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82348                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5491018000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5543447000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5491018000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5543447000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.814359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.815763                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.814359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.815763                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65291.407223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67337.273898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67317.324039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65291.407223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67337.273898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67317.324039                       # average overall mshr miss latency
system.l2.replacements                          49720                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        88381                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            88381                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        88381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        88381                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           49                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            49                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1742                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1742                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           71612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71612                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5464977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5464977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         73354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             73354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76313.704407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76313.704407                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4748857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4748857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66313.704407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66313.704407                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60490500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60490500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.990148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75236.940299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75236.940299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65291.407223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65291.407223                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    841627000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    841627000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        26780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.370986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.370986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84713.336688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84713.336688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    742161000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    742161000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.370911                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.370911                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74716.701903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74716.701903                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30809.883070                       # Cycle average of tags in use
system.l2.tags.total_refs                      196282                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82488                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.379522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.023467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.534543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30704.325060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.937022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.940243                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7771                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24035                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    475156                       # Number of tag accesses
system.l2.tags.data_accesses                   475156                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2609440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2635136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1555968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1555968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           81545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48624                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            433443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44016282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44449725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       433443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           433443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26246216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26246216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26246216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           433443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44016282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70695941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     31663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     81541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004953716500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              227907                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       82348                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48624                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16961                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2024                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    614372000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  411720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2158322000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7461.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26211.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    64915                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25804                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 82348                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                48624                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   71188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.570563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.189237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.385244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7159     30.77%     30.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4424     19.02%     49.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2113      9.08%     58.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4933     21.21%     80.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1103      4.74%     84.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1334      5.73%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          288      1.24%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          452      1.94%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1457      6.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23263                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.462754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.698231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    578.994820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1771     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.854966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.841325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.681168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              186     10.50%     10.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1471     83.01%     93.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      6.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1772                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5270016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2024896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2635136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1555968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        88.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59282983000                       # Total gap between requests
system.mem_ctrls.avgGap                     452638.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2609312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1012448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 433442.574210320308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44014123.217538893223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 17078069.247123692185                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        81545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19584250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2138737750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1288609623500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24388.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26227.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26501514.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             82516980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             43858815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           294710640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           82977120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4679254320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16311013980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9029280000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30523611855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.875191                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23307912500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1979380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33996224000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             83587980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             44424270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           293225520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           82178460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4679254320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16205175810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9118406880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30506253240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.582384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23543408250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1979380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33760728250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59283516500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31031988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31031988                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31031988                       # number of overall hits
system.cpu.icache.overall_hits::total        31031988                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          812                       # number of overall misses
system.cpu.icache.overall_misses::total           812                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62613000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62613000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62613000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62613000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31032800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31032800                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31032800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31032800                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77109.605911                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77109.605911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77109.605911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77109.605911                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          812                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          812                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          812                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          812                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61801000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61801000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61801000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61801000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76109.605911                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76109.605911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76109.605911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76109.605911                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31031988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31031988                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           812                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62613000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62613000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31032800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31032800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77109.605911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77109.605911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61801000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61801000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76109.605911                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76109.605911                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           809.605253                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31032800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               812                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38217.733990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   809.605253                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.049414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.049414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          812                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.049561                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          62066412                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         62066412                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35754014                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35754014                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35757335                       # number of overall hits
system.cpu.dcache.overall_hits::total        35757335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       123678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         123678                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       123718                       # number of overall misses
system.cpu.dcache.overall_misses::total        123718                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7882420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7882420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7882420500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7882420500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35877692                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35877692                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35881053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35881053                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003447                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003447                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003448                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003448                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63733.408529                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63733.408529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63712.802502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63712.802502                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        88381                       # number of writebacks
system.cpu.dcache.writebacks::total             88381                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23585                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23585                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       100093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       100133                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100133                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6655399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6655399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6657873000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6657873000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002791                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002791                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66492.152298                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66492.152298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66490.297904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66490.297904                       # average overall mshr miss latency
system.cpu.dcache.replacements                  96038                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21545842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21545842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1190251500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1190251500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21578393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21578393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36565.742988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36565.742988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        26750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1060233500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1060233500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39634.897196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39634.897196                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14208172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14208172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        91127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        91127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6692169000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6692169000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73437.828525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73437.828525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17784                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17784                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        73343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        73343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5595165500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5595165500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76287.655264                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76287.655264                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3321                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3321                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           40                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           40                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2474000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2474000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011901                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011901                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        61850                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        61850                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4055.835544                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36035632                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100134                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            359.874089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4055.835544                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990194                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990194                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          866                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36159351                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36159351                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59283516500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
