Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: BinaryMultiplier.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BinaryMultiplier.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BinaryMultiplier"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : BinaryMultiplier
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/SystemController.vhd" in Library work.
Architecture behavioral of Entity systemcontroller is up to date.
Compiling vhdl file "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/ShiftRegister4Bit.vhd" in Library work.
Architecture behavioral of Entity shiftregister4bit is up to date.
Compiling vhdl file "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/Counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/ParallelAdder4Bit.vhd" in Library work.
Architecture behavioral of Entity paralleladder4bit is up to date.
Compiling vhdl file "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/ShiftRegister9Bit.vhd" in Library work.
Architecture behavioral of Entity shiftregister9bit is up to date.
Compiling vhdl file "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" in Library work.
Architecture structure of Entity binarymultiplier is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <BinaryMultiplier> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <SystemController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ShiftRegister4Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ParallelAdder4Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ShiftRegister9Bit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <BinaryMultiplier> in library <work> (Architecture <structure>).
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 44: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 45: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 46: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 47: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 48: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 49: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 50: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 51: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 43: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 44: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 45: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 46: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 43: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 44: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 45: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 46: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:753 - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 225: Unconnected output port 'RCO' of component 'Counter'.
WARNING:Xst:753 - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 225: Unconnected output port 'QD' of component 'Counter'.
WARNING:Xst:753 - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 225: Unconnected output port 'QB' of component 'Counter'.
WARNING:Xst:753 - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 225: Unconnected output port 'QA' of component 'Counter'.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 43: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 44: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 45: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 46: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:753 - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 258: Unconnected output port 'QA' of component 'ShiftRegister9Bit'.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 48: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 49: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 50: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 51: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 52: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 53: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 54: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 55: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd" line 56: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <BinaryMultiplier> analyzed. Unit <BinaryMultiplier> generated.

Analyzing Entity <SystemController> in library <work> (Architecture <behavioral>).
Entity <SystemController> analyzed. Unit <SystemController> generated.

Analyzing Entity <ShiftRegister4Bit> in library <work> (Architecture <behavioral>).
Entity <ShiftRegister4Bit> analyzed. Unit <ShiftRegister4Bit> generated.

Analyzing Entity <Counter> in library <work> (Architecture <behavioral>).
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <ParallelAdder4Bit> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/ParallelAdder4Bit.vhd" line 65: Width mismatch. <S> has a width of 5 bits but assigned expression is 4-bit wide.
Entity <ParallelAdder4Bit> analyzed. Unit <ParallelAdder4Bit> generated.

Analyzing Entity <ShiftRegister9Bit> in library <work> (Architecture <behavioral>).
Entity <ShiftRegister9Bit> analyzed. Unit <ShiftRegister9Bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SystemController>.
    Related source file is "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/SystemController.vhd".
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
Unit <SystemController> synthesized.


Synthesizing Unit <ShiftRegister4Bit>.
    Related source file is "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/ShiftRegister4Bit.vhd".
    Found 1-bit register for signal <QA>.
    Found 1-bit register for signal <QB>.
    Found 1-bit register for signal <QC>.
    Found 1-bit register for signal <QD>.
Unit <ShiftRegister4Bit> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/Counter.vhd".
    Found 4-bit register for signal <Count>.
    Found 4-bit adder for signal <Count$add0000> created at line 70.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Counter> synthesized.


Synthesizing Unit <ParallelAdder4Bit>.
    Related source file is "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/ParallelAdder4Bit.vhd".
    Found 4-bit adder for signal <S$add0000> created at line 65.
    Found 5-bit adder for signal <S$addsub0000> created at line 68.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ParallelAdder4Bit> synthesized.


Synthesizing Unit <ShiftRegister9Bit>.
    Related source file is "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/ShiftRegister9Bit.vhd".
    Found 1-bit register for signal <QA>.
    Found 1-bit register for signal <QB>.
    Found 1-bit register for signal <QC>.
    Found 1-bit register for signal <QD>.
    Found 1-bit register for signal <QE>.
    Found 1-bit register for signal <QF>.
    Found 1-bit register for signal <QG>.
    Found 1-bit register for signal <QH>.
    Found 1-bit register for signal <QJ>.
Unit <ShiftRegister9Bit> synthesized.


Synthesizing Unit <BinaryMultiplier>.
    Related source file is "//coeit.osu.edu/home/i/ibrahim.315/Documents/ECE3561/ECE3561/BinaryMultiplier.vhd".
WARNING:Xst:653 - Signal <V_CC> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <QD_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <QC_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <QB_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <QA_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <LSB> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <GROUND> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <BinaryMultiplier> synthesized.

WARNING:Xst:524 - All outputs of the instance <N> of the block <ShiftRegister4Bit> are unconnected in block <BinaryMultiplier>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 2
 5-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <M> is unconnected in block <BinaryMultiplier>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <PA> is unconnected in block <BinaryMultiplier>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 2
 5-bit adder                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit ParallelAdder4Bit : the following signal(s) form a combinatorial loop: S<0>.

Optimizing unit <BinaryMultiplier> ...

Optimizing unit <SystemController> ...

Optimizing unit <ShiftRegister4Bit> ...

Optimizing unit <ShiftRegister9Bit> ...

Optimizing unit <Counter> ...

Optimizing unit <ParallelAdder4Bit> ...
WARNING:Xst:1710 - FF/Latch <Q2> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <QA> (without init value) has a constant value of 0 in block <R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <QB> (without init value) has a constant value of 0 in block <R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <QC> (without init value) has a constant value of 0 in block <R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <QD> (without init value) has a constant value of 0 in block <R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <QE> (without init value) has a constant value of 0 in block <R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <QF> (without init value) has a constant value of 0 in block <R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <QG> (without init value) has a constant value of 0 in block <R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <QH> (without init value) has a constant value of 0 in block <R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <QJ> (without init value) has a constant value of 0 in block <R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Count_3> of sequential type is unconnected in block <C>.
WARNING:Xst:1290 - Hierarchical block <M> is unconnected in block <BinaryMultiplier>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <PA> is unconnected in block <BinaryMultiplier>.
   It will be removed from the design.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : BinaryMultiplier.ngr
Top Level Output File Name         : BinaryMultiplier
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 32
#      AND2                        : 13
#      GND                         : 1
#      INV                         : 9
#      OR2                         : 6
#      XOR2                        : 3
# FlipFlops/Latches                : 5
#      FD                          : 5
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9
=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.09 secs
 
--> 

Total memory usage is 4501772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   29 (   0 filtered)

