LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity mejia_addsubtractor_Nov8 is
	generic ( n : INTEGER := 16);
	port (A, B  : in std_logic_vector(n-1 downto 0);
		Clock, Reset, Sel, AddSub : in std_logic;
		Z                         : buffer std_logic_vector(n-1 downto 0);
		Overflow						  : out std_logic);
end mejia_addsubtractor_Nov8

architecture Behavior of mejia_addsubtractor_Nov8 is

	signal G, H, M, Areg, Breg, Zreg, AddSubR_n : std_logic_vector(n-1 downto 0);
	signal SelR, AddSubR, carryout, over_flow : std_logic;
	
	component mejia_mux2to1_Nov8
		GENERIC ( k : INTEGER := 8);
		PORT ( V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
				Selm  : IN STD_LOGIC;
				F     : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0));
	END component;
	
	component mejia_adderk_Nov8
		generic ( k : integer := 8);
		port (carryin : IN std_logic;
				X, Y  : IN std_logic_vector(k-1 downto 0);
				S     : OUT std_logic_vector(k-1 downto 0);
				carryou : OUT std_logic);
	end component;