<!DOCTYPE html>
<!-- saved from url=(0057)https://en.wikipedia.org/wiki/Skylake_(microarchitecture) -->
<html class="client-js gr__en_wikipedia_org ve-not-available" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<title>Skylake (microarchitecture) - Wikipedia</title>
<script>document.documentElement.className=document.documentElement.className.replace(/(^|\s)client-nojs(\s|$)/,"$1client-js$2");RLCONF={"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Skylake_(microarchitecture)","wgTitle":"Skylake (microarchitecture)","wgCurRevisionId":905709177,"wgRevisionId":905709177,"wgArticleId":31555577,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1 Japanese-language sources (ja)","All articles with dead external links","Articles with dead external links from January 2018","Use mdy dates from January 2017","Intel x86 microprocessors","Intel microarchitectures","Transactional memory"],"wgBreakFrames":!1,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August",
"September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Skylake_(microarchitecture)","wgRelevantArticleId":31555577,"wgRequestId":"XSZYLApAMFsAALxFKSUAAACL","wgCSPNonce":!1,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgPoweredByHHVM":!0,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q1058943","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={
"ext.gadget.charinsert-styles":"ready","ext.globalCssJs.user.styles":"ready","ext.globalCssJs.site.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","ext.globalCssJs.site":"ready","user":"ready","user.options":"ready","user.tokens":"loading","ext.cite.styles":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","jquery.tablesorter.styles":"ready","mediawiki.toc.styles":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready","ext.3d.styles":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","mediawiki.page.ready","jquery.tablesorter","mediawiki.toc","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.watchlist-notice","ext.gadget.DRN-wizard",
"ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp","skins.vector.js"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.tokens@0tffind",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="./skylake_files/load.php">
<script async="" src="./skylake_files/load(1).php"></script>
<style>
.mw-editfont-monospace{font-family:monospace,monospace}.mw-editfont-sans-serif{font-family:sans-serif}.mw-editfont-serif{font-family:serif} .mw-editfont-monospace,.mw-editfont-sans-serif,.mw-editfont-serif{font-size:13px; }.mw-editfont-monospace.oo-ui-textInputWidget,.mw-editfont-sans-serif.oo-ui-textInputWidget,.mw-editfont-serif.oo-ui-textInputWidget{font-size:inherit}.mw-editfont-monospace > .oo-ui-inputWidget-input,.mw-editfont-sans-serif > .oo-ui-inputWidget-input,.mw-editfont-serif > .oo-ui-inputWidget-input{font-size:13px}
.mw-ui-button{background-color:#f8f9fa;color:#222222;display:inline-block;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;min-width:4em;max-width:28.75em;margin:0;padding:0.57142857em 0.9375em;border:1px solid #a2a9b1;border-radius:2px;cursor:pointer;vertical-align:middle;font-family:inherit;font-size:1em;font-weight:bold;line-height:1;text-align:center;-webkit-appearance:none;*display:inline; zoom:1}.mw-ui-button:visited{color:#222222}.mw-ui-button:hover{background-color:#ffffff;color:#444444;border-color:#a2a9b1}.mw-ui-button:focus{background-color:#ffffff;color:#222222;border-color:#3366cc;box-shadow:inset 0 0 0 1px #3366cc,inset 0 0 0 2px #ffffff;outline-width:0}.mw-ui-button:focus::-moz-focus-inner{border-color:transparent;padding:0}.mw-ui-button:active,.mw-ui-button.is-on{background-color:#c8ccd1;color:#000000;border-color:#72777d;box-shadow:none}.mw-ui-button:disabled{background-color:#c8ccd1;color:#ffffff;border-color:#c8ccd1;cursor:default}.mw-ui-button:disabled:hover,.mw-ui-button:disabled:active{background-color:#c8ccd1;color:#ffffff;box-shadow:none;border-color:#c8ccd1}.mw-ui-button:not(:disabled){-webkit-transition:background-color 100ms,color 100ms,border-color 100ms,box-shadow 100ms;-moz-transition:background-color 100ms,color 100ms,border-color 100ms,box-shadow 100ms;transition:background-color 100ms,color 100ms,border-color 100ms,box-shadow 100ms}.mw-ui-button.mw-ui-quiet,.mw-ui-button.mw-ui-quiet.mw-ui-progressive,.mw-ui-button.mw-ui-quiet.mw-ui-destructive{background-color:transparent;color:#222222;border-color:transparent}.mw-ui-button.mw-ui-quiet:hover,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:hover,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:hover{background-color:transparent;color:#444444;border-color:transparent;box-shadow:none}.mw-ui-button.mw-ui-quiet:active,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:active,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:active{background-color:transparent;color:#000000;border-color:transparent}.mw-ui-button.mw-ui-quiet:focus,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:focus,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:focus{background-color:transparent;color:#222222;border-color:transparent;box-shadow:none}.mw-ui-button.mw-ui-quiet:disabled,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:disabled,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:disabled,.mw-ui-button.mw-ui-quiet:disabled:hover,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:disabled:hover,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:disabled:hover,.mw-ui-button.mw-ui-quiet:disabled:active,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:disabled:active,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:disabled:active{background-color:transparent;color:#72777d;border-color:transparent}.mw-ui-button.mw-ui-progressive{background-color:#3366cc;color:#fff;border:1px solid #3366cc}.mw-ui-button.mw-ui-progressive:hover{background-color:#447ff5;border-color:#447ff5}.mw-ui-button.mw-ui-progressive:focus{box-shadow:inset 0 0 0 1px #3366cc,inset 0 0 0 2px #ffffff}.mw-ui-button.mw-ui-progressive:active,.mw-ui-button.mw-ui-progressive.is-on{background-color:#2a4b8d;border-color:#2a4b8d;box-shadow:none}.mw-ui-button.mw-ui-progressive:disabled{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1}.mw-ui-button.mw-ui-progressive:disabled:hover,.mw-ui-button.mw-ui-progressive:disabled:active{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1;box-shadow:none}.mw-ui-button.mw-ui-progressive.mw-ui-quiet{color:#3366cc}.mw-ui-button.mw-ui-progressive.mw-ui-quiet:hover{background-color:transparent;color:#447ff5}.mw-ui-button.mw-ui-progressive.mw-ui-quiet:active{color:#2a4b8d}.mw-ui-button.mw-ui-progressive.mw-ui-quiet:focus{background-color:transparent;color:#3366cc}.mw-ui-button.mw-ui-destructive{background-color:#dd3333;color:#fff;border:1px solid #dd3333}.mw-ui-button.mw-ui-destructive:hover{background-color:#ff4242;border-color:#ff4242}.mw-ui-button.mw-ui-destructive:focus{box-shadow:inset 0 0 0 1px #dd3333,inset 0 0 0 2px #ffffff}.mw-ui-button.mw-ui-destructive:active,.mw-ui-button.mw-ui-destructive.is-on{background-color:#b32424;border-color:#b32424;box-shadow:none}.mw-ui-button.mw-ui-destructive:disabled{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1}.mw-ui-button.mw-ui-destructive:disabled:hover,.mw-ui-button.mw-ui-destructive:disabled:active{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1;box-shadow:none}.mw-ui-button.mw-ui-destructive.mw-ui-quiet{color:#dd3333}.mw-ui-button.mw-ui-destructive.mw-ui-quiet:hover{background-color:transparent;color:#ff4242}.mw-ui-button.mw-ui-destructive.mw-ui-quiet:active{color:#b32424}.mw-ui-button.mw-ui-destructive.mw-ui-quiet:focus{background-color:transparent;color:#dd3333}.mw-ui-button.mw-ui-big{font-size:1.3em}.mw-ui-button.mw-ui-block{display:block;width:100%;margin-left:auto;margin-right:auto}input.mw-ui-button::-moz-focus-inner,button.mw-ui-button::-moz-focus-inner{margin-top:-1px;margin-bottom:-1px}a.mw-ui-button{text-decoration:none}a.mw-ui-button:hover,a.mw-ui-button:focus{text-decoration:none}.mw-ui-button-group > *{min-width:48px;border-radius:0;float:left}.mw-ui-button-group > *:first-child{border-top-left-radius:2px;border-bottom-left-radius:2px}.mw-ui-button-group > *:not(:first-child){border-left:0}.mw-ui-button-group > *:last-child{border-top-right-radius:2px;border-bottom-right-radius:2px}.mw-ui-button-group .is-on .button{cursor:default}
.mw-ui-icon{position:relative;line-height:1.5em;min-height:1.5em;min-width:1.5em}span.mw-ui-icon{display:inline-block}.mw-ui-icon.mw-ui-icon-element{text-indent:-999px;overflow:hidden;width:3.5em;min-width:3.5em;max-width:3.5em}.mw-ui-icon.mw-ui-icon-element:before{left:0;right:0;position:absolute;margin:0 1em}.mw-ui-icon.mw-ui-icon-element.mw-ui-icon-large{width:4.625em;min-width:4.625em;max-width:4.625em;line-height:4.625em;min-height:4.625em}.mw-ui-icon.mw-ui-icon-element.mw-ui-icon-large:before{min-height:4.625em}.mw-ui-icon.mw-ui-icon-before:before,.mw-ui-icon.mw-ui-icon-element:before{background-position:50% 50%;background-repeat:no-repeat;background-size:100% auto;float:left;display:block;min-height:1.5em;content:''}.mw-ui-icon.mw-ui-icon-before:before{position:relative;width:1.5em;margin-right:1em}.mw-ui-icon.mw-ui-icon-small:before{background-size:66.67% auto}
.cite-accessibility-label{ top:-99999px;clip:rect(1px 1px 1px 1px); clip:rect(1px,1px,1px,1px); position:absolute !important;padding:0 !important;border:0 !important;height:1px !important;width:1px !important; overflow:hidden}:target .mw-cite-targeted-backlink{font-weight:bold}.mw-cite-up-arrow-backlink{display:none}:target .mw-cite-up-arrow-backlink{display:inline}:target .mw-cite-up-arrow{display:none}
.ve-init-mw-progressBarWidget{height:1em;overflow:hidden;margin:0 25%}.ve-init-mw-progressBarWidget-bar{height:1em;width:0} .ve-init-mw-progressBarWidget{height:0.75em;border:1px solid #36c;background:#fff;border-radius:2px;box-shadow:0 0.1em 0 0 rgba(0,0,0,0.15)}.ve-init-mw-progressBarWidget-bar{height:0.75em;background:#36c}
.wp-teahouse-question-form{position:absolute;margin-left:auto;margin-right:auto;background-color:#f4f3f0;border:1px solid #a7d7f9;padding:1em}#wp-th-question-ask{float:right}.wp-teahouse-ask a.external{background-image:none !important}.wp-teahouse-respond-form{position:absolute;margin-left:auto;margin-right:auto;background-color:#f4f3f0;border:1px solid #a7d7f9;padding:1em}.wp-th-respond{float:right}.wp-teahouse-respond a.external{background-image:none !important}
.rt-tooltip{position:absolute;z-index:100;max-width:350px;background:#fff;color:#222;font-size:13px;line-height:1.5em;border:1px solid #c8ccd1;border-radius:3px;-webkit-box-shadow:0 15px 45px -10px rgba(0,0,0,0.3);box-shadow:0 15px 45px -10px rgba(0,0,0,0.3);overflow-wrap:break-word}.rt-tooltip.rt-tooltip-insideWindow{z-index:110}.rt-tooltipContent{padding:8px 11px}.rt-tooltip-above .rt-tooltipContent{margin-bottom:-8px;padding-bottom:16px}.rt-tooltip-below .rt-tooltipContent{margin-top:-10px;padding-top:18px}.rt-tooltipTail,.rt-tooltipTail:after{position:absolute;width:12px;height:12px}.rt-tooltipTail{background:#c8ccd1;background:-webkit-linear-gradient(bottom left,#c8ccd1 50%,rgba(0,0,0,0) 50%);background:linear-gradient(to top right,#c8ccd1 50%,rgba(0,0,0,0) 50%)}.rt-tooltipTail:after{content:"";background:#fff;bottom:1px;left:1px}.rt-tooltip-above .rt-tooltipTail{-webkit-transform:rotate(-45deg);transform:rotate(-45deg);-webkit-transform-origin:100% 100%;transform-origin:100% 100%;bottom:0;left:15px}.rt-tooltip-below .rt-tooltipTail{-webkit-transform:rotate(135deg);transform:rotate(135deg);-webkit-transform-origin:0 0;transform-origin:0 0;top:0;left:27px}.rt-settingsLink{background-image:linear-gradient(transparent,transparent),url(data:image/svg+xml,%3C%3Fxml%20version%3D%221.0%22%20encoding%3D%22utf-8%22%3F%3E%0D%0A%3Csvg%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%20viewBox%3D%220%200%2024%2024%22%3E%0D%0A%20%20%20%20%3Cpath%20fill%3D%22%23555%22%20d%3D%22M20%2014.5v-2.9l-1.8-.3c-.1-.4-.3-.8-.6-1.4l1.1-1.5-2.1-2.1-1.5%201.1c-.5-.3-1-.5-1.4-.6L13.5%205h-2.9l-.3%201.8c-.5.1-.9.3-1.4.6L7.4%206.3%205.3%208.4l1%201.5c-.3.5-.4.9-.6%201.4l-1.7.2v2.9l1.8.3c.1.5.3.9.6%201.4l-1%201.5%202.1%202.1%201.5-1c.4.2.9.4%201.4.6l.3%201.8h3l.3-1.8c.5-.1.9-.3%201.4-.6l1.5%201.1%202.1-2.1-1.1-1.5c.3-.5.5-1%20.6-1.4l1.5-.3zM12%2016c-1.7%200-3-1.3-3-3s1.3-3%203-3%203%201.3%203%203-1.3%203-3%203z%22%2F%3E%0D%0A%3C%2Fsvg%3E);float:right;cursor:pointer;margin:-4px -4px 0 8px;height:24px;width:24px;border-radius:2px;background-position:center center;background-repeat:no-repeat;background-size:24px 24px}.rt-settingsLink:hover{background-color:#eee}.rt-target{background-color:#def}.rt-enableSelect{font-weight:bold}.rt-settingsFormSeparator{margin:0.85714286em 0}.rt-numberInput.rt-numberInput{width:150px}.rt-tooltipsForCommentsField.rt-tooltipsForCommentsField.rt-tooltipsForCommentsField{margin-top:1.64285714em}.rt-disabledHelp{border-collapse:collapse}.rt-disabledHelp td{padding:0}.rt-disabledNote.rt-disabledNote{vertical-align:bottom;padding-left:0.36em;font-weight:bold}@-webkit-keyframes rt-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-moz-keyframes rt-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@keyframes rt-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-webkit-keyframes rt-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-moz-keyframes rt-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@keyframes rt-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-webkit-keyframes rt-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }}@-moz-keyframes rt-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }}@keyframes rt-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }}@-webkit-keyframes rt-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }}@-moz-keyframes rt-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }}@keyframes rt-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }}.rt-fade-in-up{-webkit-animation:rt-fade-in-up 0.2s ease forwards;-moz-animation:rt-fade-in-up 0.2s ease forwards;animation:rt-fade-in-up 0.2s ease forwards }.rt-fade-in-down{-webkit-animation:rt-fade-in-down 0.2s ease forwards;-moz-animation:rt-fade-in-down 0.2s ease forwards;animation:rt-fade-in-down 0.2s ease forwards }.rt-fade-out-down{-webkit-animation:rt-fade-out-down 0.2s ease forwards;-moz-animation:rt-fade-out-down 0.2s ease forwards;animation:rt-fade-out-down 0.2s ease forwards }.rt-fade-out-up{-webkit-animation:rt-fade-out-up 0.2s ease forwards;-moz-animation:rt-fade-out-up 0.2s ease forwards;animation:rt-fade-out-up 0.2s ease forwards }
.suggestions{overflow:hidden;position:absolute;top:0;left:0;width:0;border:0;z-index:1099;padding:0;margin:-1px 0 0 0}.suggestions-special{position:relative;background-color:#fff;cursor:pointer;border:1px solid #a2a9b1;margin:0;margin-top:-2px;display:none;padding:0.25em 0.25em;line-height:1.25em}.suggestions-results{background-color:#fff;cursor:pointer;border:1px solid #a2a9b1;padding:0;margin:0}.suggestions-result{color:#000;margin:0;line-height:1.5em;padding:0.01em 0.25em;text-align:left; overflow:hidden;text-overflow:ellipsis;white-space:nowrap}.suggestions-result-current{background-color:#2a4b8d;color:#fff}.suggestions-special .special-label{color:#72777d;text-align:left}.suggestions-special .special-query{color:#000;font-style:italic;text-align:left}.suggestions-special .special-hover{background-color:#c8ccd1}.suggestions-result-current .special-label,.suggestions-result-current .special-query{color:#fff}.highlight{font-weight:bold}
@media screen {
	.tochidden,.toctoggle{-moz-user-select:none;-webkit-user-select:none;-ms-user-select:none;user-select:none}.toctoggle{font-size:94%}}
@media print {
	.toc.tochidden,.toctoggle{display:none}}
@-webkit-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-webkit-transform:translateY(-20px)}100%{opacity:1;-webkit-transform:translateY(0)}}@-moz-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-moz-transform:translateY(-20px)}100%{opacity:1;-moz-transform:translateY(0)}}@-o-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-o-transform:translateY(-20px)}100%{opacity:1;-o-transform:translateY(0)}}@keyframes centralAuthPPersonalAnimation{0%{opacity:0;transform:translateY(-20px)}100%{opacity:1;transform:translateY(0)}}.centralAuthPPersonalAnimation{-webkit-animation-duration:1s;-moz-animation-duration:1s;-o-animation-duration:1s;animation-duration:1s;-webkit-animation-fill-mode:both;-moz-animation-fill-mode:both;-o-animation-fill-mode:both;animation-fill-mode:both;-webkit-animation-name:centralAuthPPersonalAnimation;-moz-animation-name:centralAuthPPersonalAnimation;-o-animation-name:centralAuthPPersonalAnimation;animation-name:centralAuthPPersonalAnimation}
@media print{#centralNotice{display:none}}.cn-closeButton{display:inline-block;zoom:1;background:url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAUBAMAAAB/pwA+AAAAElBMVEUAAAAQEBDPz88AAABAQEDv7+9oe1vvAAAABnRSTlMA3rLe3rJS22KzAAAARElEQVQI12PAAUIUQCSTK5BwFgIxFU1AhKECUFAYKAAioXwwBeZChMGCEGGQIFQYJohgIhQgtCEMQ7ECYTHCOciOxA4AADgJTXIb9s8AAAAASUVORK5CYII=) no-repeat;background:url(/w/extensions/CentralNotice/resources/ext.centralNotice.display/images/close.png?8e3d8) no-repeat!ie;width:20px;height:20px;text-indent:20px;white-space:nowrap;overflow:hidden}
.uls-menu{border-radius:2px; font-size:medium}.uls-search,.uls-language-settings-close-block{border-top-right-radius:2px;border-top-left-radius:2px}.uls-language-list{border-bottom-right-radius:2px;border-bottom-left-radius:2px}.uls-menu.callout:before,.uls-menu.callout:after{border-top:10px solid transparent;border-bottom:10px solid transparent;display:inline-block; top:17px;position:absolute;content:''}.uls-menu.callout.selector-right:before{ border-left:10px solid #c8ccd1; right:-11px}.uls-menu.callout.selector-right:after{ border-left:10px solid #fff; right:-10px}.uls-menu.callout.selector-left:before{ border-right:10px solid #c8ccd1; left:-11px}.uls-menu.callout.selector-left:after{ border-right:10px solid #fff; left:-10px}.uls-ui-languages button{margin:5px 15px 5px 0;white-space:nowrap;overflow:hidden}.uls-search-wrapper-wrapper{position:relative;padding-left:40px;margin-top:5px;margin-bottom:5px}.uls-icon-back{background:transparent url(/w/extensions/UniversalLanguageSelector/resources/images/back-grey-ltr.png?90e9b) no-repeat scroll center center;background-image:-webkit-linear-gradient(transparent,transparent),url(/w/extensions/UniversalLanguageSelector/resources/images/back-grey-ltr.svg?e226b);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2224%22 height=%2224%22 viewBox=%220 0 24 24%22%3E %3Cpath fill=%22%2354595d%22 d=%22M7 13.1l8.9 8.9c.8-.8.8-2 0-2.8l-6.1-6.1 6-6.1c.8-.8.8-2 0-2.8L7 13.1z%22/%3E %3C/svg%3E");background-size:28px;background-position:center center;height:32px;width:40px;display:block;position:absolute;left:0;border-right:1px solid #c8ccd1;opacity:0.8}.uls-icon-back:hover{opacity:1;cursor:pointer}.uls-menu .uls-no-results-view .uls-no-found-more{background-color:#fff}.uls-menu .uls-no-results-view h3{padding:0 28px;margin:0;color:#54595d;font-size:1em;font-weight:normal}  .skin-vector .uls-menu{border-color:#c8ccd1;-webkit-box-shadow:0 2px 2px 0 rgba(0,0,0,0.25);box-shadow:0 2px 2px 0 rgba(0,0,0,0.25);font-size:0.875em}.skin-vector .uls-search{border-bottom-color:#c8ccd1}.skin-vector .uls-search-label{opacity:0.51;-webkit-transition:opacity 250ms;-moz-transition:opacity 250ms;transition:opacity 250ms}.skin-vector .uls-search-wrapper:hover .uls-search-label{opacity:0.87}.skin-vector .uls-filtersuggestion{color:#72777d}.skin-vector .uls-lcd-region-title{color:#54595d}
.ext-quick-survey-panel,.ext-qs-loader-bar{width:auto;background-color:#eaecf0} .ext-qs-loader-bar{display:block;height:100px;margin-left:1.4em;clear:right;float:right;background-color:#eaecf0}.ext-qs-loader-bar.mw-ajax-loader{top:0}@media all and (min-width:720px){.ext-qs-loader-bar,.ext-quick-survey-panel{margin-left:1.4em;width:300px;clear:right;float:right}}</style><style>
.suggestions a.mw-searchSuggest-link,.suggestions a.mw-searchSuggest-link:hover,.suggestions a.mw-searchSuggest-link:active,.suggestions a.mw-searchSuggest-link:focus{color:#000;text-decoration:none}.suggestions-result-current a.mw-searchSuggest-link,.suggestions-result-current a.mw-searchSuggest-link:hover,.suggestions-result-current a.mw-searchSuggest-link:active,.suggestions-result-current a.mw-searchSuggest-link:focus{color:#fff}.suggestions a.mw-searchSuggest-link .special-query{ overflow:hidden;text-overflow:ellipsis;white-space:nowrap}
.mw-mmv-overlay{position:fixed;top:0;left:0;right:0;bottom:0;z-index:1000;background-color:#000}body.mw-mmv-lightbox-open{overflow-y:auto;  }body.mw-mmv-lightbox-open #mw-page-base,body.mw-mmv-lightbox-open #mw-head-base,body.mw-mmv-lightbox-open #mw-navigation,body.mw-mmv-lightbox-open #content,body.mw-mmv-lightbox-open #footer,body.mw-mmv-lightbox-open #globalWrapper{ display:none}body.mw-mmv-lightbox-open > *{ display:none}body.mw-mmv-lightbox-open > .mw-mmv-overlay,body.mw-mmv-lightbox-open > .mw-mmv-wrapper{display:block}.mw-mmv-filepage-buttons{margin-top:5px}.mw-mmv-filepage-buttons .mw-mmv-view-expanded,.mw-mmv-filepage-buttons .mw-mmv-view-config{display:block;line-height:inherit}.mw-mmv-filepage-buttons .mw-mmv-view-expanded.mw-ui-icon:before{background-image:url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 1024 768%22%3E %3Cpath d=%22M851.2 71.6L690.7 232.1l-40.1-40.3-9.6 164.8 164.8-9.3-40.3-40.4L926 146.4l58.5 58.5L997.6 0 792.7 13.1%22/%3E %3Cpath d=%22M769.6 89.3H611.9l70.9 70.8 7.9 7.5m-47.1 234.6l-51.2 3 3-51.2 9.4-164.4 5.8-100.3H26.4V768h883.1V387l-100.9 5.8-165 9.4zM813.9 678H113.6l207.2-270.2 31.5-12.9L548 599.8l105.9-63.2 159.8 140.8.2.6zm95.6-291.9V228l-79.1 78.9 7.8 7.9%22/%3E %3C/svg%3E")}.mw-mmv-filepage-buttons .mw-mmv-view-config.mw-ui-icon:before{background-image:url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 1024 768%22%3E %3Cpath d=%22M897 454.6V313.4L810.4 299c-6.4-23.3-16-45.7-27.3-65.8l50.5-71.4-99.4-100.2-71.4 50.5c-20.9-11.2-42.5-20.9-65.8-27.3L582.6-1H441.4L427 85.6c-23.3 6.4-45.7 16-65.8 27.3l-71.4-50.5-100.3 99.5 50.5 71.4c-11.2 20.9-20.9 42.5-27.3 66.6L127 313.4v141.2l85.8 14.4c6.4 23.3 16 45.7 27.3 66.6L189.6 607l99.5 99.5 71.4-50.5c20.9 11.2 42.5 20.9 66.6 27.3l14.4 85.8h141.2l14.4-86.6c23.3-6.4 45.7-16 65.8-27.3l71.4 50.5 99.5-99.5-50.5-71.4c11.2-20.9 20.9-42.5 27.3-66.6l86.4-13.6zm-385 77c-81.8 0-147.6-66.6-147.6-147.6 0-81.8 66.6-147.6 147.6-147.6S659.6 302.2 659.6 384 593.8 531.6 512 531.6z%22/%3E %3C/svg%3E");opacity:0.75}.mw-mmv-filepage-buttons .mw-mmv-view-config.mw-ui-icon:before:hover{opacity:1}.mw-mmv-button{background-color:transparent;min-width:0;border:0;padding:0;overflow-x:hidden;text-indent:-9999em}
.ve-init-mw-tempWikitextEditorWidget{border:0;padding:0;color:inherit;line-height:1.5em;width:100%; }.ve-init-mw-tempWikitextEditorWidget:focus{outline:0;padding:0}.ve-init-mw-tempWikitextEditorWidget::selection{background:rgba(109,169,247,0.5); }
#p-lang .body ul .uls-trigger,#p-lang .pBody ul .uls-trigger{background-image:none;padding:0} .mw-interlanguage-selector,.mw-interlanguage-selector:active{cursor:pointer;padding:4px 6px 4px 25px;font-size:13px;font-weight:normal;background-image:url(/w/extensions/UniversalLanguageSelector/resources/images/compact-links-trigger.png?b0c8e);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2218%22 height=%2218%22 viewBox=%220 0 24 24%22%3E %3Cpath fill=%22%2372777d%22 d=%22M13 19l.8-3h5.3l.9 3h2.2L18 6h-3l-4.2 13H13zm3.5-11l2 6h-4l2-6zM5 4l.938 1.906H1V8h1.594C3.194 9.8 4 11.206 5 12.406c-1.1.7-4.313 1.781-4.313 1.781L2 16s3.487-1.387 4.688-2.188c1 .7 2.319 1.188 3.719 1.688l.594-2c-1-.3-1.988-.688-2.688-1.188 1.1-1.1 1.9-2.506 2.5-4.406h2.188l.5-2H7.938L7 4H5zm-.188 4h3.781c-.4 1.3-.906 2-1.906 3-1.1-1-1.475-1.7-1.875-3z%22/%3E %3C/svg%3E");background-size:18px;background-repeat:no-repeat;background-position:left 4px center;margin:4px 0;text-align:left}.mw-interlanguage-selector:active,.mw-interlanguage-selector.selector-open{background-color:#c8ccd1;color:#54595d}.interlanguage-uls-menu:before,.interlanguage-uls-menu:after{border-top:10px solid transparent;border-bottom:10px solid transparent;display:inline-block; top:17px;position:absolute;content:''}.interlanguage-uls-menu.selector-right:before{ border-left:10px solid #c8ccd1; right:-11px}.interlanguage-uls-menu.selector-right:after{ border-left:10px solid #fff; right:-10px}.interlanguage-uls-menu.selector-left:before{ border-right:10px solid #c8ccd1; left:-11px}.interlanguage-uls-menu.selector-left:after{ border-right:10px solid #fff; left:-10px}
#uls-settings-block{background-color:#f8f9fa;border-top:1px solid #c8ccd1;padding-left:10px;line-height:1.2em;border-radius:0 0 2px 2px}#uls-settings-block > button{background:left top transparent no-repeat;background-size:20px auto;color:#54595d;display:inline-block;margin:8px 15px;border:0;padding:0 0 0 26px;font-size:medium;cursor:pointer}#uls-settings-block > button:hover{color:#222}#uls-settings-block > button.display-settings-block{background-image:url(/w/extensions/UniversalLanguageSelector/resources/images/display.png?d25f1);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Cpath fill=%22%23222%22 d=%22M.002 2.275V15.22h8.405c.535 1.624-.975 1.786-1.902 2.505 0 0 2.293-.024 3.439-.024 1.144 0 3.432.024 3.432.024-.905-.688-2.355-.868-1.902-2.505h8.527V2.275h-20zm6.81 1.84h.797l3.313 8.466H9.879L8.836 9.943H5.462l-1.043 2.638h-.982zm.368 1.104c-.084.369-.211.785-.368 1.227L5.83 9.023h2.699l-.982-2.577c-.128-.33-.234-.747-.368-1.227zm7.117.982c.753 0 1.295.157 1.656.491.365.334.552.858.552 1.595v4.294h-.675l-.184-.859h-.062c-.315.396-.605.655-.92.798-.311.138-.758.184-1.227.184-.626 0-1.115-.168-1.472-.491-.353-.323-.491-.754-.491-1.35 0-1.275 1.028-1.963 3.068-2.025h1.043v-.429c0-.495-.091-.87-.307-1.104-.211-.238-.574-.307-1.043-.307-.526 0-1.115.107-1.779.429l-.307-.675a4.748 4.748 0 0 1 1.043-.429 4.334 4.334 0 0 1 1.104-.123zm.307 3.313c-.761.027-1.318.157-1.656.368-.334.207-.491.54-.491.982 0 .346.1.617.307.798.211.181.544.245.92.245.595 0 1.012-.164 1.35-.491.342-.326.552-.762.552-1.35v-.552z%22/%3E %3C/svg%3E")}#uls-settings-block > button.input-settings-block{background-image:url(/w/extensions/UniversalLanguageSelector/resources/images/input.png?aea9e);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Cpath fill=%22%23222%22 d=%22M9 1.281c-.124.259-.185.599-.5.688-.55.081-1.133.018-1.688 0-.866-.032-1.733-.148-2.594 0-.588.157-.953.727-1.188 1.25-.178.416-.271.836-.344 1.281H-.002V16h20V4.5H3.654c.109-.52.203-1.057.563-1.469.222-.231.587-.17.875-.188 1.212.003 2.415.179 3.625.063.463-.058.812-.455.969-.875l.188-.438-.875-.313zM1.875 7.125h1.563c.094 0 .188.093.188.188v1.531a.201.201 0 0 1-.188.188H1.875c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.563c.094 0 .156.093.156.188v1.531c0 .094-.062.188-.156.188H4.719c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.563c.094 0 .156.093.156.188v1.531c0 .094-.062.188-.156.188H7.563a.201.201 0 0 1-.188-.188V7.313c0-.094.093-.188.188-.188zm2.813 0h1.563c.094 0 .188.093.188.188v1.531a.201.201 0 0 1-.188.188h-1.563c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.563c.094 0 .156.093.156.188v1.531c0 .094-.062.188-.156.188H13.22c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.531c.094 0 .188.093.188.188v1.531a.201.201 0 0 1-.188.188h-1.531a.201.201 0 0 1-.188-.188V7.313c0-.094.093-.188.188-.188zm-12.844 3h1.563c.094 0 .156.093.156.188v1.563c0 .094-.062.156-.156.156H3.22c-.094 0-.156-.062-.156-.156v-1.563c0-.094.062-.188.156-.188zm2.906 0h1.563c.094 0 .188.093.188.188v1.563c0 .094-.093.156-.188.156H6.126c-.094 0-.156-.062-.156-.156v-1.563c0-.094.062-.188.156-.188zm2.938 0h1.531c.094 0 .188.093.188.188v1.563c0 .094-.093.156-.188.156H9.064c-.094 0-.188-.062-.188-.156v-1.563c0-.094.093-.188.188-.188zm2.906 0h1.563c.094 0 .156.093.156.188v1.563c0 .094-.062.156-.156.156H11.97c-.094 0-.188-.062-.188-.156v-1.563c0-.094.093-.188.188-.188zm2.906 0h1.563c.094 0 .156.093.156.188v1.563c0 .094-.062.156-.156.156h-1.563c-.094 0-.156-.062-.156-.156v-1.563c0-.094.062-.188.156-.188zM4.001 13.688h12c.088 0 .156.068.156.156v.844a.154.154 0 0 1-.156.156h-12a.154.154 0 0 1-.156-.156v-.844c0-.088.068-.156.156-.156z%22/%3E %3C/svg%3E")}</style><style>
.ve-activated .ve-init-mw-desktopArticleTarget-editableContent #toc,.ve-activated #siteNotice,.ve-activated .mw-indicators,.ve-activated #t-print,.ve-activated #t-permalink,.ve-activated #p-coll-print_export,.ve-activated #t-cite,.ve-deactivating .ve-ui-surface,.ve-active .ve-init-mw-desktopArticleTarget-editableContent,.ve-active .ve-init-mw-tempWikitextEditorWidget{display:none} .ve-activating .ve-ui-surface{height:0;padding:0 !important; overflow:hidden} .ve-loading #content > :not(.ve-init-mw-desktopArticleTarget-loading-overlay), .ve-activated .ve-init-mw-desktopArticleTarget-uneditableContent{pointer-events:none;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;opacity:0.5}.ve-activated #firstHeading{ -webkit-user-select:text;-moz-user-select:text;-ms-user-select:text;user-select:text;pointer-events:auto;cursor:text}.ve-activated #firstHeading a{ pointer-events:none}.ve-activated #catlinks{cursor:pointer}.ve-activated #catlinks a{opacity:1}.ve-activated #content{position:relative} .ve-init-mw-desktopArticleTarget-loading-overlay{position:absolute;top:1.25em;left:0;right:0;z-index:1;margin-top:-0.5em}.ve-init-mw-desktopArticleTarget-toolbarPlaceholder{transition:height 250ms ease;height:0; } .oo-ui-element-hidden{display:none !important; } .mw-editsection{white-space:nowrap; unicode-bidi:-moz-isolate;unicode-bidi:-webkit-isolate;unicode-bidi:isolate}.mw-editsection-divider{color:#54595d} .ve-init-mw-desktopArticleTarget-toolbarPlaceholder{border-bottom:1px solid #c8ccd1;box-shadow:0 1px 1px 0 rgba(0,0,0,0.1)}.ve-init-mw-desktopArticleTarget-toolbarPlaceholder-open{height:42px} .ve-init-mw-desktopArticleTarget-toolbar,.ve-init-mw-desktopArticleTarget-toolbarPlaceholder{font-size:0.875em; margin:-1.14em -1.14em 1.14em -1.14em; }@media screen and (min-width:982px){.ve-init-mw-desktopArticleTarget-toolbar,.ve-init-mw-desktopArticleTarget-toolbarPlaceholder{ margin:-1.43em -1.71em 1.43em -1.71em}}</style><style>
.client-js ol.mw-collapsible:before,.client-js ul.mw-collapsible:before,.client-js .mw-collapsible-toggle-li{ display:list-item;list-style:none;margin-bottom:0.1em}.client-js ol.mw-made-collapsible:before,.client-js ul.mw-made-collapsible:before{display:none}.client-js ol.mw-collapsible:not(.mw-made-collapsible):before,.client-js ul.mw-collapsible:not(.mw-made-collapsible):before,.client-js table.mw-collapsible:not(.mw-made-collapsible) :first-child tr:first-child th:last-child:before,.client-js table.mw-collapsible:not(.mw-made-collapsible) > caption:first-child:after,.client-js div.mw-collapsible:not(.mw-made-collapsible):before{content:'[hide]'}.client-js td.mw-collapsed:not(.mw-made-collapsible):before,.client-js table.mw-collapsed:not(.mw-made-collapsible) :first-child tr:first-child th:last-child:before,.client-js table.mw-collapsed:not(.mw-made-collapsible) > caption:first-child:after,.client-js div.mw-collapsed:not(.mw-made-collapsible):before{content:'[show]'}.client-js .mw-collapsible[id^='mw-customcollapsible'] th:before,.client-js .mw-collapsible[id^='mw-customcollapsible']:before{content:none !important}.client-js table.mw-collapsible:not(.mw-made-collapsible) > caption:first-child:after{float:none;display:block}.client-js .mw-collapsed:not(.mw-made-collapsible) > p,.client-js .mw-collapsed:not(.mw-made-collapsible) > table,.client-js .mw-collapsed:not(.mw-made-collapsible) > thead + tbody,.client-js .mw-collapsed:not(.mw-made-collapsible) tr:not(:first-child),.client-js .mw-collapsed:not(.mw-made-collapsible) .mw-collapsible-content{display:none} .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-collapsible:not(.mw-made-collapsible):before,.mw-collapsible-toggle{float:right}  .mw-content-ltr .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-rtl .mw-content-ltr .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-ltr .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-rtl .mw-content-ltr .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-ltr .mw-collapsible-toggle,.mw-content-rtl .mw-content-ltr .mw-collapsible-toggle{float:right} .mw-content-rtl .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-ltr .mw-content-rtl .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-rtl .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-ltr .mw-content-rtl .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-rtl .mw-collapsible-toggle,.mw-content-ltr .mw-content-rtl .mw-collapsible-toggle{float:left} li .mw-collapsible-toggle,.mw-content-ltr li .mw-collapsible-toggle,.mw-content-rtl li .mw-collapsible-toggle,.mw-content-ltr .mw-content-rtl li .mw-collapsible-toggle,.mw-content-rtl .mw-content-ltr li .mw-collapsible-toggle{float:none}fieldset.mw-collapsible .mw-collapsible-toggle{position:absolute;right:0;z-index:1}ol.mw-collapsible:not(.mw-made-collapsible):before,ul.mw-collapsible:not(.mw-made-collapsible):before{float:none !important}</style><style>
.mw-collapsible-toggle{float:right;-moz-user-select:none;-webkit-user-select:none;-ms-user-select:none;user-select:none}.mw-collapsible-toggle-default:before{content:'['}.mw-collapsible-toggle-default:after{content:']'}.mw-customtoggle,.mw-collapsible-toggle{cursor:pointer} caption .mw-collapsible-toggle,.mw-content-ltr caption .mw-collapsible-toggle,.mw-content-rtl caption .mw-collapsible-toggle,.mw-content-rtl .mw-content-ltr caption .mw-collapsible-toggle,.mw-content-ltr .mw-content-rtl caption .mw-collapsible-toggle{float:none}</style><style>
.mw-ui-icon-popups-settings:before{background-image:url(/w/load.php?modules=ext.popups.images&image=popups-settings&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Cg fill=%22%2354595d%22%3E %3Cpath d=%22M10.112 4.554a5.334 5.334 0 1 0 0 10.668 5.334 5.334 0 0 0 0-10.668zm0 7.823a2.49 2.49 0 1 1 0-4.978 2.49 2.49 0 0 1 0 4.978z%22/%3E %3Cpath d=%22M11.4 5.303L11.05 3h-2.1L8.6 5.303a4.9 4.9 0 0 1 2.8 0zm-2.8 9.394L8.95 17h2.1l.35-2.303a4.9 4.9 0 0 1-2.8 0zm5.712-7.028l1.4-1.876L14.2 4.309l-1.876 1.4a4.9 4.9 0 0 1 1.981 1.981l.007-.021zm-8.624 4.662L4.309 14.2 5.8 15.691l1.876-1.4a4.9 4.9 0 0 1-1.981-1.981l-.007.021zm9.009-.931L17 11.05v-2.1l-2.303-.35a4.9 4.9 0 0 1 0 2.8zM5.303 8.6L3 8.95v2.1l2.303.35a4.9 4.9 0 0 1 0-2.8zm7.028 5.712l1.876 1.4 1.484-1.512-1.4-1.876a4.9 4.9 0 0 1-1.981 1.981l.021.007zM7.669 5.688L5.8 4.309 4.309 5.8l1.4 1.876a4.9 4.9 0 0 1 1.96-1.988z%22/%3E %3C/g%3E %3C/svg%3E")}.mw-ui-icon-popups-close:before{background-image:url(/w/load.php?modules=ext.popups.images&image=popups-close&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E close %3C/title%3E %3Cpath d=%22M4.34 2.93l12.73 12.73-1.41 1.41L2.93 4.35z%22/%3E %3Cpath d=%22M17.07 4.34L4.34 17.07l-1.41-1.41L15.66 2.93z%22/%3E %3C/svg%3E")}.mw-ui-icon-preview-generic:before{background-image:url(/w/load.php?modules=ext.popups.images&image=preview-generic&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E sad face %3C/title%3E %3Cpath d=%22M2 0a2 2 0 0 0-2 2v18l4-4h14a2 2 0 0 0 2-2V2a2 2 0 0 0-2-2H2zm4 4c1.336 0 2.007 1.617 1.06 2.56-.943.947-2.56.276-2.56-1.06A1.5 1.5 0 0 1 6 4zm8 0c1.336 0 2.007 1.617 1.06 2.56-.943.947-2.56.276-2.56-1.06A1.5 1.5 0 0 1 14 4zm-4 5c2.61 0 4.83.67 5.65 3H4.35C5.17 9.67 7.39 9 10 9z%22/%3E %3C/svg%3E")}.mw-ui-icon-footer:before{background-image:url(/w/load.php?modules=ext.popups.images&image=footer&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 xmlns:xlink=%22http://www.w3.org/1999/xlink%22 width=%22230%22 height=%22179%22 viewBox=%220 0 230 179%22%3E %3Cdefs%3E %3Crect id=%22a%22 width=%22201%22 height=%2213%22 rx=%222%22/%3E %3Crect id=%22b%22 width=%22201%22 height=%22169%22 y=%2210%22 rx=%222%22/%3E %3Crect id=%22c%22 width=%2230%22 height=%222%22 x=%22135%22 y=%22158%22 rx=%221%22/%3E %3C/defs%3E %3Cg fill=%22none%22 fill-rule=%22evenodd%22%3E %3Cg transform=%22matrix%281 0 0 -1 0 13%29%22%3E %3Cuse fill=%22%23f8f9fa%22 xlink:href=%22%23a%22/%3E %3Crect width=%22199%22 height=%2211%22 x=%221%22 y=%221%22 stroke=%22%23a2a9b1%22 stroke-width=%222%22 rx=%222%22/%3E %3C/g%3E %3Cuse fill=%22%23fff%22 xlink:href=%22%23b%22/%3E %3Crect width=%22199%22 height=%22167%22 x=%221%22 y=%2211%22 stroke=%22%23a2a9b1%22 stroke-width=%222%22 rx=%222%22/%3E %3Cg opacity=%22.4%22 fill=%22%2372777d%22 transform=%22translate%2867 35%29%22%3E %3Crect width=%2273%22 height=%222%22 y=%227%22 fill=%22%23c8ccd1%22 rx=%221%22/%3E %3Crect width=%2281%22 height=%222%22 y=%2231%22 rx=%221%22/%3E %3Crect width=%2232%22 height=%222%22 y=%2285%22 rx=%221%22/%3E %3Crect width=%2273%22 height=%222%22 x=%2235%22 y=%2285%22 rx=%221%22/%3E %3Crect width=%2217%22 height=%222%22 y=%2245%22 rx=%221%22/%3E %3Crect width=%2217%22 height=%222%22 x=%2291%22 y=%2245%22 rx=%221%22/%3E %3Crect width=%2268%22 height=%222%22 x=%2220%22 y=%2245%22 rx=%221%22/%3E %3Crect width=%2217%22 height=%222%22 y=%2278%22 rx=%221%22/%3E %3Crect width=%2237%22 height=%222%22 x=%2272%22 y=%2278%22 rx=%221%22/%3E %3Crect width=%2249%22 height=%222%22 x=%2220%22 y=%2278%22 rx=%221%22/%3E %3Crect width=%2224%22 height=%222%22 x=%2284%22 y=%2231%22 rx=%221%22 transform=%22matrix%28-1 0 0 1 192 0%29%22/%3E %3Crect width=%2281%22 height=%222%22 y=%2266%22 rx=%221%22/%3E %3Crect width=%2214%22 height=%222%22 x=%2254%22 y=%2224%22 rx=%221%22/%3E %3Crect width=%2237%22 height=%222%22 x=%2271%22 y=%2224%22 rx=%221%22/%3E %3Crect width=%2251%22 height=%222%22 y=%2224%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2259%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2252%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2292%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2238%22 rx=%221%22/%3E %3Crect width=%2251%22 height=%222%22 rx=%221%22/%3E %3C/g%3E %3Crect width=%2230%22 height=%222%22 x=%2267%22 y=%22158%22 fill=%22%2372777d%22 opacity=%22.4%22 rx=%221%22/%3E %3Crect width=%2230%22 height=%222%22 x=%2299%22 y=%22158%22 fill=%22%2372777d%22 opacity=%22.4%22 rx=%221%22/%3E %3Cuse fill=%22%2336c%22 xlink:href=%22%23c%22/%3E %3Crect width=%2233%22 height=%225%22 x=%22133.5%22 y=%22156.5%22 stroke=%22%23ffc057%22 stroke-opacity=%22.447%22 stroke-width=%223%22 rx=%222.5%22/%3E %3Ccircle cx=%2234%22 cy=%2249%22 r=%2219%22 fill=%22%23eaecf0%22/%3E %3Cg fill=%22%23a2a9b1%22 transform=%22translate%285 5%29%22%3E %3Ccircle cx=%221.5%22 cy=%221.5%22 r=%221.5%22/%3E %3Ccircle cx=%226%22 cy=%221.5%22 r=%221.5%22/%3E %3Ccircle cx=%2210.5%22 cy=%221.5%22 r=%221.5%22/%3E %3C/g%3E %3Cpath stroke=%22%23ff00af%22 d=%22M174.5 159.5h54.01%22 stroke-linecap=%22square%22/%3E %3C/g%3E %3C/svg%3E")}.mw-ui-icon-preview-disambiguation:before{background-image:url(/w/load.php?modules=ext.popups.images&image=preview-disambiguation&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E articles %3C/title%3E %3Cpath d=%22M5 0v2h11v14h2V2a2 2 0 0 0-2-2z%22/%3E %3Cpath d=%22M13 20a2 2 0 0 0 2-2V5a2 2 0 0 0-2-2H4a2 2 0 0 0-2 2v13a2 2 0 0 0 2 2zM9 5h4v5H9zM4 5h4v1H4zm0 2h4v1H4zm0 2h4v1H4zm0 2h9v1H4zm0 2h9v1H4zm0 2h9v1H4z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-generic:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-generic&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E reference %3C/title%3E %3Cpath d=%22M15 10l-2.78-2.78L9.44 10V1H5a2 2 0 0 0-2 2v14a2 2 0 0 0 2 2h10a2 2 0 0 0 2-2V3a2 2 0 0 0-2-2z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-book:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-book&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E book %3C/title%3E %3Cpath d=%22M15 2a7.65 7.65 0 0 0-5 2 7.65 7.65 0 0 0-5-2H1v15h4a7.65 7.65 0 0 1 5 2 7.65 7.65 0 0 1 5-2h4V2zm2.5 13.5H14a4.38 4.38 0 0 0-3 1V5s1-1.5 4-1.5h2.5z%22/%3E %3Cpath d=%22M9 3.5h2v1H9z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-journal:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-journal&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E journal %3C/title%3E %3Cpath d=%22M2 18.5A1.5 1.5 0 0 0 3.5 20H5V0H3.5A1.5 1.5 0 0 0 2 1.5zM6 0v20h10a2 2 0 0 0 2-2V2a2 2 0 0 0-2-2zm7 8H8V7h5zm3-2H8V5h8z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-news:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-news&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E newspaper %3C/title%3E %3Cpath d=%22M5 2a2 2 0 0 0-2 2v12a1 1 0 0 1-1-1V5h-.5A1.5 1.5 0 0 0 0 6.5v10A1.5 1.5 0 0 0 1.5 18H18a2 2 0 0 0 2-2V4a2 2 0 0 0-2-2zm1 2h11v4H6zm0 6h6v1H6zm0 2h6v1H6zm0 2h6v1H6zm7-4h4v5h-4z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-web:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-web&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E browser %3C/title%3E %3Cpath d=%22M2 2a2 2 0 0 0-2 2v12a2 2 0 0 0 2 2h16a2 2 0 0 0 2-2V4a2 2 0 0 0-2-2zm2 1.5A1.5 1.5 0 1 1 2.5 5 1.5 1.5 0 0 1 4 3.5zM18 16H2V8h16z%22/%3E %3C/svg%3E")}</style><style>
@-webkit-keyframes mwe-popups-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-moz-keyframes mwe-popups-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@keyframes mwe-popups-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-webkit-keyframes mwe-popups-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-moz-keyframes mwe-popups-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@keyframes mwe-popups-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-webkit-keyframes mwe-popups-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}}@-moz-keyframes mwe-popups-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}}@keyframes mwe-popups-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}}@-webkit-keyframes mwe-popups-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}}@-moz-keyframes mwe-popups-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}}@keyframes mwe-popups-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}}.mwe-popups-fade-in-up{-webkit-animation:mwe-popups-fade-in-up 0.2s ease forwards;-moz-animation:mwe-popups-fade-in-up 0.2s ease forwards;animation:mwe-popups-fade-in-up 0.2s ease forwards}.mwe-popups-fade-in-down{-webkit-animation:mwe-popups-fade-in-down 0.2s ease forwards;-moz-animation:mwe-popups-fade-in-down 0.2s ease forwards;animation:mwe-popups-fade-in-down 0.2s ease forwards}.mwe-popups-fade-out-down{-webkit-animation:mwe-popups-fade-out-down 0.2s ease forwards;-moz-animation:mwe-popups-fade-out-down 0.2s ease forwards;animation:mwe-popups-fade-out-down 0.2s ease forwards}.mwe-popups-fade-out-up{-webkit-animation:mwe-popups-fade-out-up 0.2s ease forwards;-moz-animation:mwe-popups-fade-out-up 0.2s ease forwards;animation:mwe-popups-fade-out-up 0.2s ease forwards}   #mwe-popups-settings{z-index:1000;background:#fff;width:420px;border:1px solid #a2a9b1;box-shadow:0 2px 2px 0 rgba(0,0,0,0.25);border-radius:2px;font-size:14px}#mwe-popups-settings header{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;border-bottom:1px solid #c8ccd1;position:relative;display:table;width:100%;padding:5px 7px 5px 0}#mwe-popups-settings header > div{display:table-cell;width:3.5em;vertical-align:middle;cursor:pointer}#mwe-popups-settings header h1{margin-bottom:0.6em;padding-top:0.5em;border:0;width:100%;font-family:sans-serif;font-size:18px;font-weight:bold;text-align:center}#mwe-popups-settings .mwe-ui-icon-popups-close{opacity:0.87;-webkit-transition:opacity 100ms;-moz-transition:opacity 100ms;transition:opacity 100ms}#mwe-popups-settings .mwe-ui-icon-popups-close:hover{opacity:0.73}#mwe-popups-settings .mwe-ui-icon-popups-close:active{opacity:1}#mwe-popups-settings main{display:block;width:350px;padding:32px 0 24px;margin:0 auto}#mwe-popups-settings main p{color:#54595d;font-size:17px;margin:16px 0 0}#mwe-popups-settings main p:first-child{margin-top:0}#mwe-popups-settings main form img,#mwe-popups-settings main form input,#mwe-popups-settings main form label{vertical-align:top}#mwe-popups-settings main form img{margin-right:60px}#mwe-popups-settings main form input{display:inline-block;margin:0 10px 0 0;padding:0}#mwe-popups-settings main form label{font-size:13px;display:inline-block;line-height:16px;width:300px}#mwe-popups-settings main form label > span{color:#000;font-size:18px;font-weight:bold;display:block;margin-bottom:5px;line-height:18px}.mwe-popups-settings-help{font-size:13px;font-weight:800;margin:40px;position:relative}.mwe-popups-settings-help .mw-ui-icon:before,.mwe-popups-settings-help .mw-ui-icon{height:140px;width:180px;max-width:none;margin:0}.mwe-popups-settings-help p{left:180px;bottom:20px;position:absolute}.mwe-popups{background:#fff;position:absolute;z-index:110;-webkit-box-shadow:0 30px 90px -20px rgba(0,0,0,0.3),0 0 1px 1px rgba(0,0,0,0.05);box-shadow:0 30px 90px -20px rgba(0,0,0,0.3),0 0 1px 1px rgba(0,0,0,0.05);padding:0;display:none;font-size:14px;line-height:20px;min-width:300px;border-radius:2px; }.mwe-popups .mw-ui-icon{font-size:16px}.mwe-popups .mw-ui-icon:before{background-size:20px}.mwe-popups .mw-ui-icon-preview-disambiguation,.mwe-popups .mw-ui-icon-preview-generic{margin:21px 0 8px 0;opacity:0.25}.mwe-popups .mwe-popups-container{color:#222222;margin-top:-9px;padding-top:9px;text-decoration:none}.mwe-popups .mwe-popups-container footer{padding:16px;margin:0;font-size:10px;position:absolute;bottom:0;left:0}.mwe-popups .mwe-popups-extract{margin:16px;display:block;color:#222222;text-decoration:none;position:relative;   }.mwe-popups .mwe-popups-extract:hover{text-decoration:none}.mwe-popups .mwe-popups-extract:after{content:' ';position:absolute;bottom:0;width:25%;height:20px;background-color:transparent;pointer-events:none}.mwe-popups .mwe-popups-extract[dir='ltr']:after{ right:0; background-image:-webkit-linear-gradient(to right,rgba(255,255,255,0),#ffffff 50%); background-image:-moz-linear-gradient(to right,rgba(255,255,255,0),#ffffff 50%); background-image:linear-gradient(to right,rgba(255,255,255,0),#ffffff 50%)}.mwe-popups .mwe-popups-extract[dir='rtl']:after{ left:0; background-image:-webkit-linear-gradient(to left,rgba(255,255,255,0),#ffffff 50%); background-image:-moz-linear-gradient(to left,rgba(255,255,255,0),#ffffff 50%); background-image:linear-gradient(to left,rgba(255,255,255,0),#ffffff 50%)}.mwe-popups .mwe-popups-extract p{margin:0}.mwe-popups .mwe-popups-extract ul,.mwe-popups .mwe-popups-extract ol,.mwe-popups .mwe-popups-extract li,.mwe-popups .mwe-popups-extract dl,.mwe-popups .mwe-popups-extract dd,.mwe-popups .mwe-popups-extract dt{margin-top:0;margin-bottom:0}.mwe-popups svg{overflow:hidden}.mwe-popups.mwe-popups-is-tall{width:450px}.mwe-popups.mwe-popups-is-tall > div > a > svg{vertical-align:middle}.mwe-popups.mwe-popups-is-tall .mwe-popups-extract{width:215px;height:180px;overflow:hidden;float:left}.mwe-popups.mwe-popups-is-tall footer{width:215px;left:0}.mwe-popups.mwe-popups-is-not-tall{width:320px}.mwe-popups.mwe-popups-is-not-tall .mwe-popups-extract{min-height:40px;max-height:140px;overflow:hidden;margin-bottom:47px;padding-bottom:0}.mwe-popups.mwe-popups-is-not-tall footer{width:290px}.mwe-popups.mwe-popups-type-generic .mwe-popups-extract,.mwe-popups.mwe-popups-type-disambiguation .mwe-popups-extract{min-height:auto;padding-top:4px;margin-bottom:60px;margin-top:0}.mwe-popups.mwe-popups-type-generic .mwe-popups-read-link,.mwe-popups.mwe-popups-type-disambiguation .mwe-popups-read-link{font-weight:bold;font-size:12px}.mwe-popups.mwe-popups-type-generic .mwe-popups-extract:hover + footer .mwe-popups-read-link,.mwe-popups.mwe-popups-type-disambiguation .mwe-popups-extract:hover + footer .mwe-popups-read-link{text-decoration:underline}.mwe-popups.mwe-popups-no-image-pointer:before{content:'';position:absolute;border:8px solid transparent;border-top:0;border-bottom:8px solid rgba(0,0,0,0.07);top:-8px;left:10px}.mwe-popups.mwe-popups-no-image-pointer:after{content:'';position:absolute;border:11px solid transparent;border-top:0;border-bottom:11px solid #ffffff;top:-7px;left:7px}.mwe-popups.flipped-x.mwe-popups-no-image-pointer:before{left:auto;right:10px}.mwe-popups.flipped-x.mwe-popups-no-image-pointer:after{left:auto;right:7px}.mwe-popups.mwe-popups-image-pointer:before{content:'';position:absolute;border:9px solid transparent;border-top:0;border-bottom:9px solid #a2a9b1;top:-9px;left:9px;z-index:111}.mwe-popups.mwe-popups-image-pointer:after{content:'';position:absolute;border:12px solid transparent;border-top:0;border-bottom:12px solid #ffffff;top:-8px;left:6px;z-index:112}.mwe-popups.mwe-popups-image-pointer.flipped-x:before{content:'';position:absolute;border:9px solid transparent;border-top:0;border-bottom:9px solid #a2a9b1;top:-9px;left:293px}.mwe-popups.mwe-popups-image-pointer.flipped-x:after{content:'';position:absolute;border:12px solid transparent;border-top:0;border-bottom:12px solid #ffffff;top:-8px;left:290px}.mwe-popups.mwe-popups-image-pointer .mwe-popups-extract{padding-top:16px;margin-top:200px}.mwe-popups.mwe-popups-image-pointer > div > a > svg{margin-top:-8px;position:absolute;z-index:113;left:0}.mwe-popups.flipped-x.mwe-popups-is-tall{min-height:242px}.mwe-popups.flipped-x.mwe-popups-is-tall:before{content:'';position:absolute;border:9px solid transparent;border-top:0;border-bottom:9px solid #a2a9b1;top:-9px;left:420px;z-index:111}.mwe-popups.flipped-x.mwe-popups-is-tall > div > a > svg{margin:0;margin-top:-8px;margin-bottom:-7px;position:absolute;z-index:113;right:0}.mwe-popups.flipped-x-y:before{content:'';position:absolute;border:9px solid transparent;border-bottom:0;border-top:9px solid #a2a9b1;bottom:-9px;left:293px;z-index:111}.mwe-popups.flipped-x-y:after{content:'';position:absolute;border:12px solid transparent;border-bottom:0;border-top:12px solid #ffffff;bottom:-8px;left:290px;z-index:112}.mwe-popups.flipped-x-y.mwe-popups-is-tall{min-height:242px}.mwe-popups.flipped-x-y.mwe-popups-is-tall:before{content:'';position:absolute;border:9px solid transparent;border-bottom:0;border-top:9px solid #a2a9b1;bottom:-9px;left:420px}.mwe-popups.flipped-x-y.mwe-popups-is-tall:after{content:'';position:absolute;border:12px solid transparent;border-bottom:0;border-top:12px solid #ffffff;bottom:-8px;left:417px}.mwe-popups.flipped-x-y.mwe-popups-is-tall > div > a > svg{margin:0;margin-bottom:-9px;position:absolute;z-index:113;right:0}.mwe-popups.flipped-y:before{content:'';position:absolute;border:8px solid transparent;border-bottom:0;border-top:8px solid #a2a9b1;bottom:-8px;left:10px}.mwe-popups.flipped-y:after{content:'';position:absolute;border:11px solid transparent;border-bottom:0;border-top:11px solid #ffffff;bottom:-7px;left:7px}.mwe-popups-is-tall polyline{-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}.mwe-popups-is-tall.flipped-x-y polyline{-webkit-transform:translate(0,-8px);-moz-transform:translate(0,-8px);-ms-transform:translate(0,-8px);transform:translate(0,-8px)}.mwe-popups-is-tall.flipped-x polyline{-webkit-transform:translate(0,8px);-moz-transform:translate(0,8px);-ms-transform:translate(0,8px);transform:translate(0,8px)}.rtl .mwe-popups-is-tall polyline{-webkit-transform:translate(-100%,0);-moz-transform:translate(-100%,0);-ms-transform:translate(-100%,0);transform:translate(-100%,0)}.rtl .mwe-popups-is-tall.flipped-x-y polyline{-webkit-transform:translate(-100%,-8px);-moz-transform:translate(-100%,-8px);-ms-transform:translate(-100%,-8px);transform:translate(-100%,-8px)}.rtl .mwe-popups-is-tall.flipped-x polyline{-webkit-transform:translate(-100%,8px);-moz-transform:translate(-100%,8px);-ms-transform:translate(-100%,8px);transform:translate(-100%,8px)}.mwe-popups-settings-icon{display:block;overflow:hidden;font-size:16px;width:1.5em;height:1.5em;padding:3px;float:right;margin:4px 4px 2px 4px;text-indent:-1em;border-radius:2px}.mwe-popups-settings-icon:hover{background-color:#eaecf0}.mwe-popups-settings-icon:active{background-color:#c8ccd1}.mwe-popups .mwe-popups-title{display:block;font-weight:bold;margin:0 16px}#mw-content-text .reference a[href*='#'] *{pointer-events:none}.mwe-popups.mwe-popups-type-reference .mwe-popups-title{margin-top:16px}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon{vertical-align:middle}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon.mw-ui-icon-element{min-width:1.5em;width:1.5em}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon.mw-ui-icon-element:before{margin:0}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon.mw-ui-icon-reference-generic{ margin-left:-2px}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract{margin-bottom:55px;max-height:100px;min-height:20px}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract:after{display:none}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract .mwe-popups-fade{position:absolute;width:100%;height:20px;background-color:transparent;background-image:-webkit-linear-gradient(top,rgba(255,255,255,0),#ffffff);background-image:-moz-linear-gradient(top,rgba(255,255,255,0),#ffffff);background-image:linear-gradient(rgba(255,255,255,0),#ffffff);opacity:0;pointer-events:none;-webkit-transition:opacity 250ms ease;-moz-transition:opacity 250ms ease;transition:opacity 250ms ease}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract.mwe-popups-fade-out .mwe-popups-fade{opacity:1}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract .mw-parser-output{max-height:inherit;overflow:auto}.mwe-popups.mwe-popups-type-reference .mwe-popups-read-link{font-size:12px}.mwe-popups-overlay{background-color:rgba(255,255,255,0.9);z-index:999;position:fixed;height:100%;width:100%;top:0;bottom:0;left:0;right:0;display:flex;justify-content:center;align-items:center}#mwe-popups-svg{position:absolute;top:-1000px}</style><meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="./skylake_files/load(2).php">
<link rel="stylesheet" href="./skylake_files/load(3).php">
<meta name="generator" content="MediaWiki 1.34.0-wmf.11">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-crossorigin">
<meta name="referrer" content="origin-when-cross-origin">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/1/13/Intel_CPU_Core_i7_6700K_Skylake_perspective.jpg/1200px-Intel_CPU_Core_i7_6700K_Skylake_perspective.jpg">
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Skylake_(microarchitecture)">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit">
<link rel="edit" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit">
<link rel="apple-touch-icon" href="https://en.wikipedia.org/static/apple-touch/wikipedia.png">
<link rel="shortcut icon" href="https://en.wikipedia.org/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="https://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikipedia.org/w/api.php?action=rsd">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/3.0/">
<link rel="canonical" href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)">
<link rel="dns-prefetch" href="https://login.wikimedia.org/">
<link rel="dns-prefetch" href="https://meta.wikimedia.org/">
<!--[if lt IE 9]><script src="/w/load.php?modules=html5shiv&amp;only=scripts&amp;raw=1&amp;sync=1"></script><![endif]-->
<style type="text/css">/* Chart.js */
@-webkit-keyframes chartjs-render-animation{from{opacity:0.99}to{opacity:1}}@keyframes chartjs-render-animation{from{opacity:0.99}to{opacity:1}}.chartjs-render-monitor{-webkit-animation:chartjs-render-animation 0.001s;animation:chartjs-render-animation 0.001s;}</style></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Skylake_microarchitecture rootpage-Skylake_microarchitecture skin-vector action-view" data-gr-c-s-loaded="true">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><div id="centralNotice"></div><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">Skylake (microarchitecture)</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p class="mw-empty-elt">
</p>
<table class="infobox" style="width:22em"><caption>Skylake</caption><tbody><tr><td colspan="2" style="text-align:center"><a href="https://en.wikipedia.org/wiki/File:Intel_CPU_Core_i7_6700K_Skylake_perspective.jpg" class="image"><img alt="Intel CPU Core i7 6700K Skylake perspective.jpg" src="./skylake_files/220px-Intel_CPU_Core_i7_6700K_Skylake_perspective.jpg" decoding="async" width="220" height="153" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/13/Intel_CPU_Core_i7_6700K_Skylake_perspective.jpg/330px-Intel_CPU_Core_i7_6700K_Skylake_perspective.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/13/Intel_CPU_Core_i7_6700K_Skylake_perspective.jpg/440px-Intel_CPU_Core_i7_6700K_Skylake_perspective.jpg 2x" data-file-width="2871" data-file-height="2000"></a></td></tr><tr><th scope="row">CPUID code</th><td>0406e3h, 0506e3h</td></tr><tr><th scope="row">Product code</th><td><div class="plainlist"><ul><li>80662 (mainstream and mobile Xeon E3)</li><li>80673 (enthusiast and server)</li></ul></div></td></tr><tr><th scope="row"><a href="https://en.wikipedia.org/wiki/Multi-core_(computing)" class="mw-redirect" title="Multi-core (computing)">Cores</a></th><td>2–18</td></tr><tr><th scope="row">L1 <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a></th><td>64&nbsp;KiB per core</td></tr><tr><th scope="row">L2 cache</th><td>256&nbsp;KiB per core<br>(1&nbsp;MiB per core for Skylake-X)</td></tr><tr><th scope="row">L3 cache</th><td>Up to 2&nbsp;MiB per core<br>(1.375&nbsp;MiB per core for Skylake-X)</td></tr><tr><th scope="row">Created</th><td>August 5, 2015<span class="noprint">; 3 years ago</span><span style="display:none">&nbsp;(<span class="bday dtstart published updated">August 5, 2015</span>)</span></td></tr><tr><th scope="row">Transistors</th><td><a href="https://en.wikipedia.org/wiki/14_nanometer" title="14 nanometer">14&nbsp;nm</a> bulk silicon 3D transistors (<a href="https://en.wikipedia.org/wiki/FinFET" title="FinFET">Tri-Gate</a>)</td></tr><tr><th scope="row">Architecture</th><td>Skylake <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></td></tr><tr><th scope="row">Instructions</th><td><a href="https://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, <a href="https://en.wikipedia.org/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a>, <a href="https://en.wikipedia.org/wiki/FMA_instruction_set" title="FMA instruction set">FMA3</a></td></tr><tr><th scope="row">Extensions</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>, <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a></li><li><a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a></li><li><a href="https://en.wikipedia.org/wiki/Intel_ADX" title="Intel ADX">ADX</a>, <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions_2" class="mw-redirect" title="Advanced Vector Extensions 2">AVX2</a>, <a href="https://en.wikipedia.org/wiki/AVX-512" title="AVX-512">AVX-512</a> (<a href="https://en.wikipedia.org/wiki/Xeon" title="Xeon">Xeon</a> 'Purley' only<sup id="cite_ref-tomshardware_purley_1-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-tomshardware_purley-1">[1]</a></sup><sup id="cite_ref-bitsnchips_2-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-bitsnchips-2">[2]</a></sup><sup id="cite_ref-avx512_3-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-avx512-3">[3]</a></sup>), <a href="https://en.wikipedia.org/wiki/Intel_MPX" title="Intel MPX">MPX</a>, <a href="https://en.wikipedia.org/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, <a href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a>, <a href="https://en.wikipedia.org/wiki/Software_Guard_Extensions" title="Software Guard Extensions">SGX</a><sup id="cite_ref-i7-6700k_4-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-i7-6700k-4">[4]</a></sup></li><li><a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">VT-d</a></li></ul></div></td></tr><tr><th scope="row">Socket(s)</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/LGA_1151" title="LGA 1151">LGA 1151</a></li><li><a href="https://en.wikipedia.org/wiki/LGA_2066" title="LGA 2066">LGA 2066</a></li><li><a href="https://en.wikipedia.org/wiki/LGA_3647" title="LGA 3647">LGA 3647</a></li><li>BGA 1168</li><li>BGA 1356</li><li>BGA 1515</li><li>BGA 1440<sup id="cite_ref-5" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-5">[5]</a></sup></li></ul></div></td></tr><tr><th scope="row">Predecessor</th><td><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a> (tick/process)</td></tr><tr><th scope="row">Successor</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> (optimization)</li><li><a href="https://en.wikipedia.org/wiki/Cascade_Lake_(microarchitecture)" title="Cascade Lake (microarchitecture)">Cascade Lake-SP</a> (Skylake-SP)</li></ul></div></td></tr><tr><th scope="row">Brand name(s)</th><td><div class="plainlist"><ul><li><div class="plainlist"><ul><li>Core i3</li><li>Core i5</li><li>Core i7</li><li>Core i9</li><li>Core m3</li><li>Core m5</li><li>Core m7</li><li>Xeon</li><li>Celeron</li><li>Pentium</li></ul></div></li></ul></div></td></tr></tbody></table>
<p><b>Skylake</b><sup id="cite_ref-software.intel.com_6-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-software.intel.com-6">[6]</a></sup><sup id="cite_ref-7" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-7">[7]</a></sup> is the <a href="https://en.wikipedia.org/wiki/List_of_Intel_codenames" title="List of Intel codenames">codename used by Intel</a> for a processor <a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a> that was launched in August 2015<sup id="cite_ref-8" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-8">[8]</a></sup> succeeding the <a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a> microarchitecture.<sup id="cite_ref-codenames_9-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-codenames-9">[9]</a></sup> Skylake is a microarchitecture redesign using the same <a href="https://en.wikipedia.org/wiki/14_nanometer" title="14 nanometer">14&nbsp;nm</a> <a href="https://en.wikipedia.org/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">manufacturing process technology</a><sup id="cite_ref-10" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-10">[10]</a></sup> as its predecessor, serving as a "tock" in Intel's "<a href="https://en.wikipedia.org/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">tick–tock</a>" manufacturing and design model. According to Intel, the redesign brings greater CPU and <a href="https://en.wikipedia.org/wiki/GPU" class="mw-redirect" title="GPU">GPU</a> performance and reduced power consumption. Skylake CPUs share its microarchitecture with Kaby Lake, Coffee Lake and Cannon Lake CPUs.
</p><p>Skylake is the last Intel platform on which Windows earlier than <a href="https://en.wikipedia.org/wiki/Windows_10" title="Windows 10">Windows 10</a> will be officially supported by <a href="https://en.wikipedia.org/wiki/Microsoft" title="Microsoft">Microsoft</a>,<sup id="cite_ref-techradar_11-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-techradar-11">[11]</a></sup> although enthusiast-created <a href="https://en.wikipedia.org/wiki/Modding" title="Modding">modifications</a> exist that allow <a href="https://en.wikipedia.org/wiki/Windows_8.1" title="Windows 8.1">Windows 8.1</a> and earlier to continue to receive updates on later platforms.<sup id="cite_ref-theinquirer.net_12-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-theinquirer.net-12">[12]</a></sup>
</p><p>Some of the processors based on the Skylake microarchitecture are marketed as "6th-generation Core".<sup id="cite_ref-13" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-13">[13]</a></sup><sup id="cite_ref-14" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-14">[14]</a></sup><sup id="cite_ref-15" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-15">[15]</a></sup>
</p><p>Intel officially end of life and discontinued Skylake LGA 1151 CPUs on March 4, 2019.<sup id="cite_ref-16" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-16">[16]</a></sup>
</p>
<div id="toc" class="toc"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Development_history"><span class="tocnumber">1</span> <span class="toctext">Development history</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Overclocking_of_unsupported_processors"><span class="tocnumber">2</span> <span class="toctext">Overclocking of unsupported processors</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Operating_system_support"><span class="tocnumber">3</span> <span class="toctext">Operating system support</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Features"><span class="tocnumber">4</span> <span class="toctext">Features</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Known_issues"><span class="tocnumber">5</span> <span class="toctext">Known issues</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Architecture"><span class="tocnumber">6</span> <span class="toctext">Architecture</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Configurations"><span class="tocnumber">7</span> <span class="toctext">Configurations</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#List_of_Skylake_processor_models"><span class="tocnumber">8</span> <span class="toctext">List of Skylake processor models</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Mainstream_desktop_processors"><span class="tocnumber">8.1</span> <span class="toctext">Mainstream desktop processors</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#High-end_desktop_processors"><span class="tocnumber">8.2</span> <span class="toctext">High-end desktop processors</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Mobile_processors"><span class="tocnumber">8.3</span> <span class="toctext">Mobile processors</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Workstation_processors"><span class="tocnumber">8.4</span> <span class="toctext">Workstation processors</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Server_processors"><span class="tocnumber">8.5</span> <span class="toctext">Server processors</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#%22Skylake-SP%22_(14_nm)_Scalable_Performance"><span class="tocnumber">8.6</span> <span class="toctext">"Skylake-SP" (14 nm) Scalable Performance</span></a>
<ul>
<li class="toclevel-3 tocsection-15"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Xeon_Bronze_and_Silver_(dual_processor)"><span class="tocnumber">8.6.1</span> <span class="toctext">Xeon Bronze and Silver (dual processor)</span></a></li>
<li class="toclevel-3 tocsection-16"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Xeon_Gold_(quad_processor)"><span class="tocnumber">8.6.2</span> <span class="toctext">Xeon Gold (quad processor)</span></a></li>
<li class="toclevel-3 tocsection-17"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#Xeon_Platinum_(octa_processor)"><span class="tocnumber">8.6.3</span> <span class="toctext">Xeon Platinum (octa processor)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-18"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#See_also"><span class="tocnumber">9</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#References"><span class="tocnumber">10</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-20"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#External_links"><span class="tocnumber">11</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Development_history">Development history</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=1" title="Edit section: Development history">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Skylake's development, as with processors such as <a href="https://en.wikipedia.org/wiki/Pentium_M" title="Pentium M">Banias</a>, <a href="https://en.wikipedia.org/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a>, <a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)" title="Conroe (microprocessor)">Conroe</a>, <a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a> and <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>, was primarily undertaken by Intel Israel<sup id="cite_ref-17" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-17">[17]</a></sup> at its engineering research center in <a href="https://en.wikipedia.org/wiki/Haifa" title="Haifa">Haifa, Israel</a>. The Haifa development team worked on the project for four years, and faced many challenges: "But by re-writing the microarchitecture and developing new concepts such as the Speed Shift Technology, we created a processor for 4.5&nbsp;W to 45&nbsp;W mobile devices, and up to 91&nbsp;W for desktop devices."<sup id="cite_ref-18" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-18">[18]</a></sup> The Skylake processors are used to power a wide range of devices, from fanless laptops, all the way to desktops.<sup id="cite_ref-19" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-19">[19]</a></sup>  "Because of Skylake's features, companies will be able to release laptop PCs that are half as thick and half as heavy as those from five years ago," according to Intel.<sup id="cite_ref-20" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-20">[20]</a></sup>
</p><p>In September 2014, Intel announced the Skylake microarchitecture at the <a href="https://en.wikipedia.org/wiki/Intel_Developer_Forum" title="Intel Developer Forum">Intel Developer Forum</a> in <a href="https://en.wikipedia.org/wiki/San_Francisco" title="San Francisco">San Francisco</a>, and that volume shipments of Skylake CPUs were scheduled for the second half of 2015.  Also, the Skylake development platform was announced to be available in Q1 2015.  During the announcement, Intel also demonstrated two computers with desktop and mobile Skylake prototypes: the first was a desktop <a href="https://en.wikipedia.org/wiki/Testbed" title="Testbed">testbed</a> system, running the latest version of <a href="https://en.wikipedia.org/wiki/3DMark" title="3DMark">3DMark</a>, while the second computer was a fully functional laptop, playing <a href="https://en.wikipedia.org/wiki/4K_resolution" title="4K resolution">4K</a> video.<sup id="cite_ref-21" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-21">[21]</a></sup>
</p><p>An initial batch of Skylake CPU models (6600K and 6700K) was announced for immediate availability during the <a href="https://en.wikipedia.org/wiki/Gamescom" title="Gamescom">Gamescom</a> on August 5, 2015,<sup id="cite_ref-launch_22-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-launch-22">[22]</a></sup> unusually soon after the release of its predecessor, Broadwell, which had suffered from launch delays.<sup id="cite_ref-23" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-23">[23]</a></sup> Intel acknowledged in 2014 that moving from 22&nbsp;nm (Haswell) to 14&nbsp;nm (Broadwell) had been its most difficult process to develop yet, causing Broadwell's planned launch to slip by several months;<sup id="cite_ref-24" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-24">[24]</a></sup> yet, the 14&nbsp;nm production was back on track and in full production as of Q3 2014.<sup id="cite_ref-25" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-25">[25]</a></sup> Industry observers had initially believed that the issues affecting Broadwell would also cause Skylake to slip to 2016, but Intel was able to bring forward Skylake's release and shorten Broadwell's release cycle instead.<sup id="cite_ref-extremetech1_26-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-extremetech1-26">[26]</a></sup><sup id="cite_ref-27" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-27">[27]</a></sup> As a result, the Broadwell architecture had an unusually short run.<sup id="cite_ref-extremetech1_26-1" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-extremetech1-26">[26]</a></sup>
</p>
<h2><span class="mw-headline" id="Overclocking_of_unsupported_processors">Overclocking of unsupported processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=2" title="Edit section: Overclocking of unsupported processors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Officially Intel supported <a href="https://en.wikipedia.org/wiki/Overclocking" title="Overclocking">overclocking</a> of only the "K" and "X" versions of Skylake processors. However, it was later discovered that other "non-K" chips could be overclocked by modifying the base clock value – a process made feasible by the base clock applying only to the CPU, RAM, and integrated graphics on Skylake. Through beta UEFI firmware updates, some motherboard vendors, such as <a href="https://en.wikipedia.org/wiki/ASRock" title="ASRock">ASRock</a> (which prominently promoted it under the name "Sky OC") allowed the base clock to be modified in this manner.<sup id="cite_ref-pcgamer-nonk_28-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-pcgamer-nonk-28">[28]</a></sup><sup id="cite_ref-hexus-nonkkod_29-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-hexus-nonkkod-29">[29]</a></sup>
</p><p>In February 2016, however, an ASRock firmware update removed the feature. On February 9, 2016, Intel announced that it would no longer allow such overclocking of non-K processors, and that it had issued a CPU <a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">microcode</a> update that removes the function.<sup id="cite_ref-anand-bclk_30-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-anand-bclk-30">[30]</a></sup><sup id="cite_ref-31" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-31">[31]</a></sup><sup id="cite_ref-pcworld-yesyoucan_32-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-pcworld-yesyoucan-32">[32]</a></sup> In April 2016, ASRock started selling motherboards that allow overclocking of unsupported CPUs using an external clock generator.<sup id="cite_ref-33" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-33">[33]</a></sup><sup id="cite_ref-34" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-34">[34]</a></sup>
</p>
<h2><span class="mw-headline" id="Operating_system_support">Operating system support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=3" title="Edit section: Operating system support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In January 2016, Microsoft announced that it would end support of <a href="https://en.wikipedia.org/wiki/Windows_7" title="Windows 7">Windows 7</a> and <a href="https://en.wikipedia.org/wiki/Windows_8.1" title="Windows 8.1">Windows 8.1</a> on Skylake processors effective July 17, 2017; after this date, only the "most critical" updates for the two operating systems would be released for Skylake users if they have been judged not to affect the reliability of the OS on older hardware, and <a href="https://en.wikipedia.org/wiki/Windows_10" title="Windows 10">Windows 10</a> would be the only <a href="https://en.wikipedia.org/wiki/Microsoft_Windows" title="Microsoft Windows">Microsoft Windows</a> platform officially supported on Skylake, as well as all future Intel CPU microarchitectures beginning with Skylake's successor <a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a>. <a href="https://en.wikipedia.org/wiki/Terry_Myerson" title="Terry Myerson">Terry Myerson</a> stated that Microsoft had to make a "large investment" in order to reliably support Skylake on older versions of Windows, and that future generations of processors would require further investments. Microsoft also stated that due to the age of the platform, it would be "challenging" for newer hardware, firmware, and device driver combinations to properly run under Windows 7.<sup id="cite_ref-ars-skylake18months_35-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-ars-skylake18months-35">[35]</a></sup><sup id="cite_ref-zdnet-newsupportpolicy_36-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-zdnet-newsupportpolicy-36">[36]</a></sup>
</p><p>On March 18, 2016, in response to criticism over the move, primarily from enterprise customers, Microsoft announced revisions to the support policy, changing the cutoff for support and non-critical updates to July 17, 2018 and stating that Skylake users would receive all critical security updates for Windows 7 and 8.1 through the end of extended support.<sup id="cite_ref-ars-oemskylake_37-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-ars-oemskylake-37">[37]</a></sup><sup id="cite_ref-cw-skylakechange_38-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-cw-skylakechange-38">[38]</a></sup> In August 2016, citing a "strong partnership with our OEM partners and Intel", Microsoft stated that it would continue to fully support 7 and 8.1 on Skylake through the end of their respective lifecycles.<sup id="cite_ref-39" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-39">[39]</a></sup><sup id="cite_ref-40" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-40">[40]</a></sup> In addition, an enthusiast-created <a href="https://en.wikipedia.org/wiki/Modding" title="Modding">modification</a> was released that disabled the <a href="https://en.wikipedia.org/wiki/Windows_Update" title="Windows Update">Windows Update</a> check and allowed Windows 8.1 and earlier to continue to be updated on this and later platforms.<sup id="cite_ref-theinquirer.net_12-1" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-theinquirer.net-12">[12]</a></sup>
</p><p>As of Linux kernel 4.10, Skylake mobile power management is in reasonably good shape with most Package C states supported seeing some use. If this is not the case, then the cause is likely bugs in the system firmware of the particular computer, which might be resolved by updating the BIOS. The user can easily optimize power management beyond the Linux default settings with the <a href="https://en.wikipedia.org/wiki/PowerTOP" title="PowerTOP">PowerTOP</a> utility; for those who use Lennart Poettering's <a href="https://en.wikipedia.org/wiki/Systemd" title="Systemd">systemd</a>, PowerTOP provides a service which will start up with the computer and auto-tune various settings to reduce power usage.<sup id="cite_ref-41" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-41">[41]</a></sup> Linux 4.11 enables Frame-Buffer Compression for the integrated graphics chipset by default, which lowers power consumption.<sup id="cite_ref-42" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-42">[42]</a></sup> Battery runtime should be similar to Windows 10 and possibly better, but further improvements can still be made.
</p><p>Skylake is fully supported on <a href="https://en.wikipedia.org/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> 6.2 and later, including <a href="https://en.wikipedia.org/wiki/Hardware_acceleration" title="Hardware acceleration">accelerated</a> graphics.<sup id="cite_ref-43" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-43">[43]</a></sup>
</p>
<h2><span class="mw-headline" id="Features"><span id="SUNRISE-POINT"></span>Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=4" title="Edit section: Features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="https://en.wikipedia.org/wiki/File:Intel_CPU_Core_i7_6700K_Skylake_top.jpg" class="image"><img alt="" src="./skylake_files/220px-Intel_CPU_Core_i7_6700K_Skylake_top.jpg" decoding="async" width="220" height="220" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/14/Intel_CPU_Core_i7_6700K_Skylake_top.jpg/330px-Intel_CPU_Core_i7_6700K_Skylake_top.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/14/Intel_CPU_Core_i7_6700K_Skylake_top.jpg/440px-Intel_CPU_Core_i7_6700K_Skylake_top.jpg 2x" data-file-width="2000" data-file-height="2000"></a>  <div class="thumbcaption"><div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Intel_CPU_Core_i7_6700K_Skylake_top.jpg" class="internal" title="Enlarge"></a></div>Skylake i7-6700K: Top view</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="https://en.wikipedia.org/wiki/File:Intel_CPU_Core_i7_6700K_Skylake_bottom.jpg" class="image"><img alt="" src="./skylake_files/220px-Intel_CPU_Core_i7_6700K_Skylake_bottom.jpg" decoding="async" width="220" height="220" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/41/Intel_CPU_Core_i7_6700K_Skylake_bottom.jpg/330px-Intel_CPU_Core_i7_6700K_Skylake_bottom.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/41/Intel_CPU_Core_i7_6700K_Skylake_bottom.jpg/440px-Intel_CPU_Core_i7_6700K_Skylake_bottom.jpg 2x" data-file-width="2000" data-file-height="2000"></a>  <div class="thumbcaption"><div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Intel_CPU_Core_i7_6700K_Skylake_bottom.jpg" class="internal" title="Enlarge"></a></div>Skylake i7-6700K: Bottom view</div></div></div>
<p>Like its predecessor, <a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>, Skylake is available in five variants, identified by the <a href="https://en.wikipedia.org/wiki/Suffix" title="Suffix">suffixes</a> "S" (<i>SKL-S</i>), "X" (<i>SKL-X</i>), "H" (<i>SKL-H</i>), "U" (<i>SKL-U</i>), and "Y" (<i>SKL-Y</i>). SKL-S and SKL-X contain <a href="https://en.wikipedia.org/wiki/Overclocking" title="Overclocking">overclockable</a> "K" and "X" variants with <a href="https://en.wikipedia.org/wiki/Unlocked_multiplier" class="mw-redirect" title="Unlocked multiplier">unlocked multipliers</a>.<sup id="cite_ref-44" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-44">[44]</a></sup>  The H, U and Y variants are manufactured in <a href="https://en.wikipedia.org/wiki/Ball_grid_array" title="Ball grid array">ball grid array</a> (BGA) packaging, while the S and X variants are manufactured in <a href="https://en.wikipedia.org/wiki/Land_grid_array" title="Land grid array">land grid array</a> (LGA) packaging using a new socket, <a href="https://en.wikipedia.org/wiki/LGA_1151" title="LGA 1151">LGA 1151</a> (<a href="https://en.wikipedia.org/wiki/LGA_2066" title="LGA 2066">LGA 2066</a> for Skylake X).<sup id="cite_ref-wccftech-06-27_45-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-wccftech-06-27-45">[45]</a></sup> Skylake is used in conjunction with <a href="https://en.wikipedia.org/wiki/List_of_Intel_chipsets#100/200_Series_chipsets" title="List of Intel chipsets">Intel 100 Series chipsets</a>, also known as <i>Sunrise Point</i>.<sup id="cite_ref-46" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-46">[46]</a></sup>
</p><p>The major changes between the Haswell and Skylake architectures include the removal of the <a href="https://en.wikipedia.org/wiki/Fully_integrated_voltage_regulator" class="mw-redirect" title="Fully integrated voltage regulator">fully integrated voltage regulator</a> (FIVR) introduced with Haswell.<sup id="cite_ref-47" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-47">[47]</a></sup> On the variants that will use a discrete <a href="https://en.wikipedia.org/wiki/Platform_Controller_Hub" title="Platform Controller Hub">Platform Controller Hub</a> (PCH), <a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">Direct Media Interface</a> (DMI) 2.0 is replaced by <a href="https://en.wikipedia.org/wiki/DMI_3.0" class="mw-redirect" title="DMI 3.0">DMI&nbsp;3.0</a>, which allows speeds of up to 8&nbsp;<a href="https://en.wikipedia.org/wiki/Gigatransfer" class="mw-redirect" title="Gigatransfer">GT</a>/s.
</p><p>Skylake's U and Y variants support one <a href="https://en.wikipedia.org/wiki/DIMM" title="DIMM">DIMM</a> slot per channel, while H and S variants support two DIMM slots per channel.<sup id="cite_ref-wccftech-06-27_45-1" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-wccftech-06-27-45">[45]</a></sup>  Skylake's launch and sales lifespan occur at the same time as the ongoing <a href="https://en.wikipedia.org/wiki/SDRAM" class="mw-redirect" title="SDRAM">SDRAM</a> market transition, with <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3 SDRAM</a> memory gradually being replaced by <a href="https://en.wikipedia.org/wiki/DDR4" class="mw-redirect" title="DDR4">DDR4</a> memory. Rather than working exclusively with DDR4, the Skylake microarchitecture remains <a href="https://en.wikipedia.org/wiki/Backward_compatible" class="mw-redirect" title="Backward compatible">backward compatible</a> by interoperating with both types of memory. Accompanying the microarchitecture's support for both memory standards, a new SO-DIMM type capable of carrying either DDR3 or DDR4 memory chips, called <a href="https://en.wikipedia.org/wiki/UniDIMM" title="UniDIMM">UniDIMM</a>, was also announced.<sup id="cite_ref-48" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-48">[48]</a></sup>
</p><p>Skylake's few P variants have a reduced on-die graphics unit (12 execution units enabled instead of 24 execution units) over their direct counterparts; see the table below. In contrast, with Ivy Bridge CPUs the P suffix was used for CPUs with completely disabled on-die video chipset.
</p><p>Other enhancements include <a href="https://en.wikipedia.org/wiki/Thunderbolt_3.0" class="mw-redirect" title="Thunderbolt 3.0">Thunderbolt 3.0</a>, <a href="https://en.wikipedia.org/wiki/SATA_Express" title="SATA Express">SATA Express</a>, <a href="https://en.wikipedia.org/wiki/Iris_Pro" class="mw-redirect" title="Iris Pro">Iris Pro</a> graphics with <a href="https://en.wikipedia.org/wiki/Direct3D_feature_level" class="mw-redirect" title="Direct3D feature level">Direct3D feature level</a>&nbsp;12_1  with up to 128&nbsp;MB of L4 <a href="https://en.wikipedia.org/wiki/EDRAM" title="EDRAM">eDRAM</a> cache on certain SKUs.<sup id="cite_ref-49" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-49">[49]</a></sup>  The Skylake line of processors retires <a href="https://en.wikipedia.org/wiki/VGA" class="mw-redirect" title="VGA">VGA</a> support,<sup id="cite_ref-50" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-50">[50]</a></sup> while supporting up to five monitors connected via HDMI 1.4, DisplayPort 1.2 or Embedded DisplayPort (eDP) interfaces.<sup id="cite_ref-51" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-51">[51]</a></sup> HDMI 2.0 (<a href="https://en.wikipedia.org/wiki/4K_resolution" title="4K resolution">4K</a>@60&nbsp;Hz) is only supported on motherboards equipped with Intel’s Alpine Ridge Thunderbolt controller.<sup id="cite_ref-52" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-52">[52]</a></sup>
</p><p>The Skylake instruction set changes include <a href="https://en.wikipedia.org/wiki/Intel_MPX" title="Intel MPX">Intel MPX</a> (Memory Protection Extensions) and <a href="https://en.wikipedia.org/wiki/Intel_SGX" class="mw-redirect" title="Intel SGX">Intel SGX</a> (Software Guard Extensions). Future Xeon variants will also have <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">Advanced Vector Extensions</a> 3.2 ("AVX-512F").<sup id="cite_ref-bitsnchips_2-1" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-bitsnchips-2">[2]</a></sup><sup id="cite_ref-avx512_3-1" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-avx512-3">[3]</a></sup>
</p><p>Skylake-based laptops may use wireless technology called <a href="https://en.wikipedia.org/wiki/Rezence_(wireless_charging_standard)" title="Rezence (wireless charging standard)">Rezence</a> for charging, and other wireless technologies for communication with peripherals. Many major PC vendors have agreed to use this technology in Skylake-based laptops, which should be released by the end of 2015.<sup id="cite_ref-53" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-53">[53]</a></sup>
</p><p>The integrated GPU of Skylake's S variant supports on Windows <a href="https://en.wikipedia.org/wiki/DirectX" title="DirectX">DirectX</a>&nbsp;12 Feature Level 12_1, <a href="https://en.wikipedia.org/wiki/OpenGL" title="OpenGL">OpenGL</a>&nbsp;4.6 with latest Windows 10 driver update<sup id="cite_ref-54" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-54">[54]</a></sup> (OpenGL 4.5 on Linux<sup id="cite_ref-55" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-55">[55]</a></sup>) and <a href="https://en.wikipedia.org/wiki/OpenCL" title="OpenCL">OpenCL</a>&nbsp;2.0 standards, as well as some modern hardware <a href="https://en.wikipedia.org/wiki/Video_encoding" class="mw-redirect" title="Video encoding">video encoding/decoding</a> formats such as <a href="https://en.wikipedia.org/wiki/VP9" title="VP9">VP9</a> (GPU accelerated decode only), <a href="https://en.wikipedia.org/wiki/VP8" title="VP8">VP8</a> and <a href="https://en.wikipedia.org/wiki/High_Efficiency_Video_Coding" title="High Efficiency Video Coding">HEVC</a> (hardware accelerated 8-bit encode/decode and GPU accelerated 10-bit decode).<sup id="cite_ref-56" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-56">[56]</a></sup><sup id="cite_ref-57" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-57">[57]</a></sup>
</p><p>Intel also released unlocked (capable of overclocking) mobile Skylake CPUs.<sup id="cite_ref-58" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-58">[58]</a></sup>
</p><p>Unlike previous generations, Skylake-based Xeon E3 no longer works with a desktop chipset that supports the same socket, and requires either the C232 or the C236 chipset to operate.
</p>
<h2><span class="mw-headline" id="Known_issues">Known issues</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=5" title="Edit section: Known issues">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Short loops with a specific combination of instruction use may cause unpredictable system behavior on CPUs with hyperthreading. A <a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">microcode</a> update was issued to fix the issue.<sup id="cite_ref-59" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-59">[59]</a></sup>
</p><p>Skylake is vulnerable to <a href="https://en.wikipedia.org/wiki/Spectre_(security_vulnerability)" title="Spectre (security vulnerability)">Spectre</a> attacks.<sup id="cite_ref-60" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-60">[60]</a></sup>
In fact, it is more vulnerable than other processors because it uses indirect branch speculation not just on indirect branches but also when the return prediction stack underflows.
</p><p>The pause latency has been increased dramatically, which can cause issues with older programs or libraries using pause instructions.<sup id="cite_ref-61" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-61">[61]</a></sup><sup id="cite_ref-62" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-62">[62]</a></sup>
</p>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=6" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>Improved front-end, deeper out-of-order buffers, improved <a href="https://en.wikipedia.org/wiki/Execution_unit" title="Execution unit">execution units</a>, more execution units (third vector integer <a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">ALU</a>(VALU)) for five ALUs in total, more load/store <a href="https://en.wikipedia.org/wiki/Bandwidth_(signal_processing)" title="Bandwidth (signal processing)">bandwidth</a>, improved <a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">hyper-threading</a> (wider retirement), speedup of AES-GCM and AES-CBC by 17% and 33% accordingly.<sup id="cite_ref-63" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-63">[63]</a></sup><sup id="cite_ref-64" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-64">[64]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/14_nm" class="mw-redirect" title="14 nm">14 nm</a> manufacturing process<sup id="cite_ref-:0_65-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-:0-65">[65]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/LGA_1151" title="LGA 1151">LGA 1151</a> socket for mainstream desktop processors and <a href="https://en.wikipedia.org/wiki/LGA_2066" title="LGA 2066">LGA 2066</a> socket for enthusiast gaming/workstation "X-series" processors</li>
<li>100-series chipset (<a href="https://en.wikipedia.org/wiki/Sunrise_Point" class="mw-disambig" title="Sunrise Point">Sunrise Point</a>)<sup id="cite_ref-66" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-66">[66]</a></sup></li>
<li>"X"-series uses X299-series chipset</li>
<li><a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">Thermal design power</a> (TDP) up to 95&nbsp;W (LGA 1151); up to 165&nbsp;W (LGA 2066)<sup id="cite_ref-67" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-67">[67]</a></sup></li>
<li>Support for both <a href="https://en.wikipedia.org/wiki/DDR3L" class="mw-redirect" title="DDR3L">DDR3L</a> SDRAM and <a href="https://en.wikipedia.org/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4 SDRAM</a> in mainstream variants, using custom <a href="https://en.wikipedia.org/wiki/UniDIMM" title="UniDIMM">UniDIMM</a> SO-DIMM form factor<sup id="cite_ref-wccftech-06-04_68-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-wccftech-06-04-68">[68]</a></sup><sup id="cite_ref-69" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-69">[69]</a></sup><sup id="cite_ref-70" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-70">[70]</a></sup> with up to 64&nbsp;<a href="https://en.wikipedia.org/wiki/Gibibyte" title="Gibibyte">GB</a> of <a href="https://en.wikipedia.org/wiki/Random-access_memory" title="Random-access memory">RAM</a> on LGA&nbsp;1151 variants. Usual <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a> memory is also supported by certain motherboard vendors even though Intel doesn't officially support it.<sup id="cite_ref-71" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-71">[71]</a></sup><sup id="cite_ref-72" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-72">[72]</a></sup></li>
<li>Support for 16 <a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express</a> 3.0 lanes from CPU, 20 <a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express</a> 3.0 lanes from PCH (LGA 1151), 44 <a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express</a> 3.0 lanes for Skylake-X</li>
<li>Support for <a href="https://en.wikipedia.org/wiki/Thunderbolt_3" class="mw-redirect" title="Thunderbolt 3">Thunderbolt 3</a> (Alpine Ridge)<sup id="cite_ref-73" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-73">[73]</a></sup></li>
<li>64 to 128&nbsp;MB L4 <a href="https://en.wikipedia.org/wiki/EDRAM" title="EDRAM">eDRAM</a> cache on certain SKUs</li>
<li>Up to four cores as the default mainstream configuration<sup id="cite_ref-wccftech-06-04_68-1" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-wccftech-06-04-68">[68]</a></sup> and up to 18 cores for X-series</li>
<li><a href="https://en.wikipedia.org/wiki/AVX-512" title="AVX-512">AVX-512</a>: F, CD, VL, BW, and DQ for some future Xeon variants, but not Xeon E3<sup id="cite_ref-bitsnchips_2-2" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-bitsnchips-2">[2]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_MPX" title="Intel MPX">Intel MPX</a> (Memory Protection Extensions)</li>
<li>Intel <a href="https://en.wikipedia.org/wiki/Software_Guard_Extensions" title="Software Guard Extensions">SGX</a> (Software Guard Extensions)</li>
<li>Intel Speed Shift<sup id="cite_ref-74" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-74">[74]</a></sup></li>
<li>Skylake's integrated <a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">Gen9 GPU</a> supports Direct3D 12 at the <a href="https://en.wikipedia.org/wiki/Direct3D_feature_level" class="mw-redirect" title="Direct3D feature level">feature level 12_1</a><sup id="cite_ref-software.intel.com_6-1" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-software.intel.com-6">[6]</a></sup><sup id="cite_ref-pchardware_skylake_75-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-pchardware_skylake-75">[75]</a></sup><sup id="cite_ref-76" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-76">[76]</a></sup></li>
<li>Full fixed function <a href="https://en.wikipedia.org/wiki/High_Efficiency_Video_Coding" title="High Efficiency Video Coding">HEVC</a> Main/8bit encoding/decoding acceleration. Hybrid/Partial HEVC Main10/10bit decoding acceleration. <a href="https://en.wikipedia.org/wiki/JPEG" title="JPEG">JPEG</a> encoding acceleration for resolutions up to 16,000×16,000 pixels. Partial <a href="https://en.wikipedia.org/wiki/VP9" title="VP9">VP9</a> encoding/decoding acceleration.<sup id="cite_ref-77" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-77">[77]</a></sup></li>
<li>The L1 cache for all Skylake CPUs consists of two parts: data and instructions, whereas the former is equal to 32KB times the number of cores, and the latter is calculated the same way. So, e.g. for a six core model it will be equal to 32*6 + 32*6 = 384KB.</li>
<li>Enhancements of Intel Processor Trace: fine grained timing through CYC packets (cycle-accurate mode) and support for <a href="https://en.wikipedia.org/wiki/Program_Counter" class="mw-redirect" title="Program Counter">IP</a> address filtering.<sup id="cite_ref-78" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-78">[78]</a></sup></li></ul>
<h2><span class="mw-headline" id="Configurations">Configurations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=7" title="Edit section: Configurations">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Skylake processors are produced in five main families: Y, U, H, S, and X. Multiple configurations are available within each family:<sup id="cite_ref-wccftech-06-27_45-2" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-wccftech-06-27-45">[45]</a></sup>
</p>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th rowspan="2">Feature
</th>
<th colspan="9">Family
</th></tr>
<tr>
<th>&nbsp;Y&nbsp;
</th>
<th>&nbsp;U&nbsp;
</th>
<th>&nbsp;H&nbsp;
</th>
<th>T
</th>
<th>&nbsp;S&nbsp;
</th>
<th>R
</th>
<th>&nbsp;X&nbsp;
</th>
<th>EX
</th>
<th>EP
</th></tr>
<tr>
<td style="text-align: left;">Integrated L4 <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a>
</td>
<td>
</td>
<td>•
</td>
<td>•
</td>
<td>
</td>
<td>
</td>
<td>•
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td style="text-align: left;"><a href="https://en.wikipedia.org/wiki/Low-power_electronics" title="Low-power electronics">Low-power</a> mobile/embedded systems
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td style="text-align: left;">Socket
</td>
<td colspan="3">BGA
</td>
<td colspan="3"><a href="https://en.wikipedia.org/wiki/LGA_1151" title="LGA 1151">LGA 1151</a>
</td>
<td><a href="https://en.wikipedia.org/wiki/LGA_2066" title="LGA 2066">LGA 2066</a>
</td>
<td colspan="2"><a href="https://en.wikipedia.org/wiki/LGA_3647" title="LGA 3647">LGA 3647</a>
</td></tr>
<tr>
<td style="text-align: left;">DDR3L SDRAM
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td style="text-align: left;">DDR4 SDRAM
</td>
<td>
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>•
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td style="text-align: left;">128 GB of physical RAM
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>•
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td style="text-align: left;">28 to 44 PCIe 3.0 lanes<br>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>•
</td>
<td>
</td>
<td>
</td></tr></tbody></table>
<h2><span class="mw-headline" id="List_of_Skylake_processor_models">List of Skylake processor models</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=8" title="Edit section: List of Skylake processor models">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Mainstream_desktop_processors">Mainstream desktop processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=9" title="Edit section: Mainstream desktop processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Common features of the mainstream desktop Skylake CPUs:
</p>
<ul><li><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 3.0</a> and <a href="https://en.wikipedia.org/wiki/PCI_Express_3.0" class="mw-redirect" title="PCI Express 3.0">PCIe 3.0</a> interfaces</li>
<li>Dual channel memory support in the following configurations: DDR3L-1600 1.35 V (32<a href="https://en.wikipedia.org/wiki/Gibibyte" title="Gibibyte">GiB</a> maximum) or DDR4-2133 1.2 V (64GiB maximum). DDR3 is unofficially supported through some motherboard vendors<sup id="cite_ref-79" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-79">[79]</a></sup><sup id="cite_ref-80" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-80">[80]</a></sup><sup id="cite_ref-81" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-81">[81]</a></sup></li>
<li>≥16 <a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI-E</a> 3.0 lanes</li>
<li>The Core-branded processors support the AVX2 instruction set. The Celeron and Pentium-branded ones support only SSE4.1/4.2</li>
<li>350&nbsp;MHz base graphics clock rate</li></ul>
<p><br>
</p>
<table style="text-align: center;" class="wikitable sortable jquery-tablesorter">

<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th rowspan="2" colspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">CPU<br><a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock<br>rate</a>
</th>
<th colspan="3"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a> clock GHz
<p>Num of cores
</p>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">GPU</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Execution_unit" title="Execution unit">EUs</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Max<br>graphics<br>clock rate
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L2<br>cache
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L4 cache<br>(eDRAM)
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">TDP</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price<br>(USD)
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">1
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">2
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">4
</th></tr></thead><tbody>

<tr>
<td rowspan="4">4 (8)
</td>
<td rowspan="4">Core i7
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88195/">6700K</a></b>
</td>
<td>4.0&nbsp;GHz
</td>
<td>4.2
</td>
<td>4.0
</td>
<td>4.0
</td>
<td>HD&nbsp;530
</td>
<td>24
</td>
<td rowspan="7">1150&nbsp;MHz <sup id="cite_ref-The_Intel_6th_Gen_Skylake_Review_82-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-The_Intel_6th_Gen_Skylake_Review-82">[82]</a></sup>
</td>
<td rowspan="14">4 ×
<p>256 KB
</p>
</td>
<td rowspan="4">8&nbsp;MB
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>91&nbsp;W
</td>
<td><a href="https://en.wikipedia.org/wiki/LGA_1151" title="LGA 1151">LGA 1151</a>
</td>
<td>August 5, 2015
</td>
<td>$339
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93339/Intel-Core-i7-6785R-Processor-8M-Cache-up-to-3_90-GHz">6785R</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.9
</td>
<td>3.8
</td>
<td>3.5
</td>
<td>Iris Pro 580
</td>
<td>72
</td>
<td>128 MB
</td>
<td rowspan="2">65&nbsp;W
</td>
<td>FCBGA1440
</td>
<td>May 3, 2016
</td>
<td>$370
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88196/">6700</a>
</td>
<td>3.4&nbsp;GHz
</td>
<td>4.0
</td>
<td>3.9
</td>
<td>3.7
</td>
<td rowspan="3">HD 530
</td>
<td rowspan="3">24
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="3"><a href="https://en.wikipedia.org/wiki/LGA_1151" title="LGA 1151">LGA 1151</a>
</td>
<td rowspan="2">September 1, 2015
</td>
<td>$303
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88200/">6700T</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>3.6
</td>
<td>3.5
</td>
<td>3.4
</td>
<td>35&nbsp;W
</td>
<td>$303
</td></tr>
<tr>
<td rowspan="10">4 (4)
</td>
<td rowspan="10">Core i5
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88191/">6600K</a></b>
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.9
</td>
<td>3.8
</td>
<td>3.6
</td>
<td rowspan="10">6&nbsp;MB
</td>
<td>91&nbsp;W
</td>
<td>August 5, 2015
</td>
<td>$242
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93338/Intel-Core-i5-6685R-Processor-6M-Cache-up-to-3_80-GHz">6685R</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.8
</td>
<td>3.7
</td>
<td>3.3
</td>
<td>Iris Pro 580
</td>
<td>72
</td>
<td>128 MB
</td>
<td rowspan="4">65&nbsp;W
</td>
<td>FCBGA1440
</td>
<td>May 3, 2016
</td>
<td>$288
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88188">6600</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.9
</td>
<td>3.8
</td>
<td>3.6
</td>
<td>HD 530
</td>
<td>24
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td><a href="https://en.wikipedia.org/wiki/LGA_1151" title="LGA 1151">LGA 1151</a>
</td>
<td>September 1, 2015
</td>
<td>$213
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93337/Intel-Core-i5-6585R-Processor-6M-Cache-up-to-3_60-GHz">6585R</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td rowspan="2">3.6
</td>
<td rowspan="2">3.5
</td>
<td>3.1
</td>
<td>Iris Pro 580
</td>
<td>72
</td>
<td>1100&nbsp;MHz
</td>
<td>128 MB
</td>
<td>FCBGA1440
</td>
<td>May 3, 2016
</td>
<td>$255
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88184">6500</a></b>
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.3
</td>
<td rowspan="3">HD 530
</td>
<td rowspan="3">24
</td>
<td>1050&nbsp;MHz
</td>
<td rowspan="22" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="22"><a href="https://en.wikipedia.org/wiki/LGA_1151" title="LGA 1151">LGA 1151</a>
</td>
<td>September 1, 2015
</td>
<td>$192
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88189/">6600T</a>
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.5
</td>
<td>3.4
</td>
<td>3.3
</td>
<td rowspan="2">1100&nbsp;MHz
</td>
<td rowspan="2">35&nbsp;W
</td>
<td rowspan="2">Q3 2015
</td>
<td>$213
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88183/Intel-Core-i5-6500T-Processor-6M-Cache-up-to-3_10-GHz">6500T</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.1
</td>
<td>3.0
</td>
<td>2.8
</td>
<td>$192
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93277">6402P</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>3.4
</td>
<td>3.4
</td>
<td>3.2
</td>
<td>HD&nbsp;510
</td>
<td>12
</td>
<td rowspan="3"><span style="visibility:hidden;color:transparent;">0</span>950&nbsp;MHz
</td>
<td>65 W
</td>
<td>December 27, 2015
</td>
<td rowspan="3">$182
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88187">6400T</a>
</td>
<td>2.2&nbsp;GHz
</td>
<td>2.8
</td>
<td>2.7
</td>
<td>2.5
</td>
<td rowspan="7">HD&nbsp;530
</td>
<td rowspan="7">24
</td>
<td>35&nbsp;W
</td>
<td>Q3 2015
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88185">6400</a></b>
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.3
</td>
<td>3.3
</td>
<td>3.1
</td>
<td>65 W
</td>
<td>August 5, 2015
</td></tr>
<tr>
<td rowspan="6">2 (4)
</td>
<td rowspan="6">Core&nbsp;i3
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90733/">6320</a>
</td>
<td>3.9&nbsp;GHz
</td>
<td rowspan="16" colspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">1150&nbsp;MHz
</td>
<td rowspan="16">2 ×
<p>256 KB
</p>
</td>
<td rowspan="2">4&nbsp;MB
</td>
<td rowspan="3">51&nbsp;W
</td>
<td rowspan="2">Q3 2015
</td>
<td>$149
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90731/">6300</a></b>
</td>
<td>3.8&nbsp;GHz
</td>
<td>$138
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90729">6100</a>
</td>
<td>3.7&nbsp;GHz
</td>
<td>1050&nbsp;MHz
</td>
<td>3&nbsp;MB
</td>
<td rowspan="3">October 2015
</td>
<td>$117
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90728/Intel-Core-i3-6300T-Processor-4M-Cache-3_30-GHz">6300T</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="2"><span style="visibility:hidden;color:transparent;">0</span>950&nbsp;MHz
</td>
<td>4&nbsp;MB
</td>
<td rowspan="2">35&nbsp;W
</td>
<td>$138
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90734/Intel-Core-i3-6100T-Processor-3M-Cache-3_20-GHz">6100T</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="8">3&nbsp;MB
</td>
<td rowspan="2">$117
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93366">6098P</a>
</td>
<td>3.6&nbsp;GHz
</td>
<td>HD&nbsp;510
</td>
<td>12
</td>
<td rowspan="3">1050&nbsp;MHz
</td>
<td>54&nbsp;W
</td>
<td>December 27, 2015
</td></tr>
<tr>
<td rowspan="10">2 (2)
</td>
<td rowspan="6">Pentium
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90732">G4520</a>
</td>
<td>3.6&nbsp;GHz
</td>
<td rowspan="3">HD&nbsp;530
</td>
<td rowspan="3">24
</td>
<td rowspan="2">51&nbsp;W
</td>
<td rowspan="2">October 2015
</td>
<td>$86
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90730">G4500</a>
</td>
<td>3.5&nbsp;GHz
</td>
<td rowspan="2">$75
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90725">G4500T</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td><span style="visibility:hidden;color:transparent;">0</span>950&nbsp;MHz
</td>
<td>35&nbsp;W
</td>
<td>Q3 2015
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88179">G4400</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="7">HD&nbsp;510
</td>
<td rowspan="7">12
</td>
<td>1000&nbsp;MHz
</td>
<td>54&nbsp;W
</td>
<td>October 2015
</td>
<td rowspan="2">$64
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90614">G4400T</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="6"><span style="visibility:hidden;color:transparent;">0</span>950&nbsp;MHz
</td>
<td rowspan="2">35&nbsp;W
</td>
<td>Q3 2015
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90610">G4400TE</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td rowspan="5">Q4 2015
</td>
<td>$70
</td></tr>
<tr>
<td rowspan="4">Celeron
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90737">G3920</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="4">2&nbsp;MB
</td>
<td rowspan="2">51&nbsp;W
</td>
<td>$52
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90741">G3900</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td rowspan="3">$42
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90711">G3900TE</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td rowspan="2">35&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90738">G3900T</a>
</td>
<td>2.6&nbsp;GHz
</td></tr></tbody><tfoot></tfoot></table>
<h3><span class="mw-headline" id="High-end_desktop_processors">High-end desktop processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=10" title="Edit section: High-end desktop processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Common features of the high performance Skylake-X CPUs:
</p>
<ul><li>Quad channel memory support for DDR4-2400 (on the i7-7800X) or DDR4-2666 (on all other CPUs)<sup id="cite_ref-TR_skylakeX_83-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-TR_skylakeX-83">[83]</a></sup> up to 128GiB</li>
<li>28 (for the i7-7800X and i7-7820X) to 44 (for all other CPUs) <a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI-E</a> 3.0 lanes</li>
<li>In addition to the AVX2 instruction set, they also support the <a href="https://en.wikipedia.org/wiki/AVX-512" title="AVX-512">AVX-512</a> instructions</li>
<li>No built-in iGPU (integrated graphics processor)</li>
<li>Turbo Boost Max Technology 3.0 for up to 2/4 threads workloads for CPUs that have 8 cores and more (7820X, 7900X, 7920X, 7940X, 7960X, 7980XE, and all 9th generation chips)<sup id="cite_ref-84" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-84">[84]</a></sup></li>
<li>A different cache hierarchy (in comparison to mainstream Skylake CPUs)</li></ul>
<table style="text-align: center;" class="wikitable sortable jquery-tablesorter">
<caption>7th generation Skylake-X high-end desktop CPUs
</caption>
<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th rowspan="2" colspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">CPU<br><a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock<br>rate</a>
</th>
<th colspan="2"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a> clock GHz
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L2<br>cache
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">TDP</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price<br>(USD)
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">TB 2.0
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">TB Max 3.0
</th></tr></thead><tbody>

<tr>
<td>18 (36)
</td>
<td rowspan="5">Core&nbsp;i9 <sup id="cite_ref-85" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-85">[85]</a></sup>
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/126699/Intel-Core-i9-7980XE-X-series-Processor-24_75M-Cache-up-to-4_20-GHz">7980XE</a>
</td>
<td>2.6 GHz
</td>
<td rowspan="2">4.2
</td>
<td rowspan="4">4.4
</td>
<td rowspan="7">1&nbsp;MB<br>per<br>core
</td>
<td rowspan="7">1<big>⅜</big>&nbsp;MB<br>per<br>core
</td>
<td rowspan="3">165&nbsp;W
</td>
<td rowspan="7"><a href="https://en.wikipedia.org/wiki/LGA_2066" title="LGA 2066">LGA 2066</a>
</td>
<td rowspan="3">September 25,<br>2017<sup id="cite_ref-86" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-86">[86]</a></sup>
</td>
<td>$1999
</td></tr>
<tr>
<td>16 (32)
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/126697/Intel-Core-i9-7960X-X-series-Processor-22M-Cache-up-to-4_20-GHz">7960X</a>
</td>
<td>2.8 GHz
</td>
<td>$1699
</td></tr>
<tr>
<td>14 (28)
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/126695/Intel-Core-i9-7940X-X-series-Processor-19_25M-Cache-up-to-4_30-GHz">7940X</a>
</td>
<td>3.1 GHz
</td>
<td rowspan="4">4.3
</td>
<td>$1399
</td></tr>
<tr>
<td>12 (24)
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/126240/Intel-Core-i9-7920X-X-series-Processor-16_50M-Cache-up-to-4_30-GHz">7920X</a>
</td>
<td>2.9 GHz
</td>
<td rowspan="4">140&nbsp;W
</td>
<td>August 28, 2017
</td>
<td>$1189
</td></tr>
<tr>
<td>10 (20)
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123613/">7900X</a></b>
</td>
<td>3.3 GHz
</td>
<td rowspan="2">4.5
</td>
<td rowspan="3">June 19, 2017
</td>
<td>$999
</td></tr>
<tr>
<td>8 (16)
</td>
<td rowspan="2">Core&nbsp;i7
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123767/">7820X</a></b>
</td>
<td>3.6 GHz
</td>
<td>$599
</td></tr>
<tr>
<td>6 (12)
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123589/">7800X</a></b>
</td>
<td>3.5 GHz
</td>
<td>4.0
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>$389
</td></tr></tbody><tfoot></tfoot></table>
<table style="text-align: center;" class="wikitable sortable jquery-tablesorter">
<caption>9th generation Skylake-X high-end desktop CPUs
</caption>
<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th rowspan="2" colspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">CPU<br><a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock<br>rate</a>
</th>
<th colspan="2"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a> clock GHz
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L2<br>cache
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">TDP</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price<br>(USD)
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">TB 2.0
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">TB Max 3.0
</th></tr></thead><tbody>

<tr>
<td>14 (28)
</td>
<td rowspan="7">Core&nbsp;i9 <sup id="cite_ref-87" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-87">[87]</a></sup>
</td>
<td>9990XE
</td>
<td>4.0 GHz
</td>
<td>5.0
</td>
<td>5.0
</td>
<td rowspan="8">1&nbsp;MB<br>per<br>core
</td>
<td>19.25 MB
</td>
<td>255 W
</td>
<td rowspan="8"><a href="https://en.wikipedia.org/wiki/LGA_2066" title="LGA 2066">LGA 2066</a>
</td>
<td>January 3, 2019
</td>
<td>OEM only
</td></tr>
<tr>
<td>18 (36)
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/189126/">9980XE</a>
</td>
<td>3.0 GHz
</td>
<td rowspan="5">4.4
</td>
<td rowspan="5">4.5
</td>
<td>24.75 MB
</td>
<td rowspan="7">165&nbsp;W
</td>
<td rowspan="7">October 9, 2018<sup id="cite_ref-88" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-88">[88]</a></sup>
</td>
<td>$1979
</td></tr>
<tr>
<td>16 (32)
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/189123/">9960X</a>
</td>
<td>3.1 GHz
</td>
<td>22 MB
</td>
<td>$1684
</td></tr>
<tr>
<td>14 (28)
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/189125/">9940X</a>
</td>
<td>3.3 GHz
</td>
<td rowspan="3">19.25 MB
</td>
<td>$1387
</td></tr>
<tr>
<td>12 (24)
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/189127/">9920X</a>
</td>
<td>3.5 GHz
</td>
<td>$1189
</td></tr>
<tr>
<td rowspan="2">10 (20)
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/189124/">9900X</a>
</td>
<td>3.5 GHz
</td>
<td>$989
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/189121/">9820X</a>
</td>
<td>3.3 GHz
</td>
<td>4.1
</td>
<td>4.2
</td>
<td rowspan="2">16.5 MB
</td>
<td>$889
</td></tr>
<tr>
<td>8 (16)
</td>
<td>Core i7
</td>
<td><a rel="nofollow" class="external text" href="https://ark.intel.com/products/189122/">9800X</a>
</td>
<td>3.8 GHz<sup id="cite_ref-89" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-89">[89]</a></sup>
</td>
<td>4.4
</td>
<td>4.5
</td>
<td>$589
</td></tr></tbody><tfoot></tfoot></table>
<h3><span class="mw-headline" id="Mobile_processors">Mobile processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=11" title="Edit section: Mobile processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>See also "Server, Mobile" below for mobile workstation processors.
</p>
<table class="wikitable sortable jquery-tablesorter" style="text-align: center;">

<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Target <br>segment
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th rowspan="2" colspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and<br>model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">CPU<br><a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock<br>rate</a>
</th>
<th colspan="3">CPU <a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a> clock rate
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">GPU</a>
</th>
<th colspan="2">GPU clock rate
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L3<br>cache
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L4<br>cache
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Max.<br>PCIe<br>lanes
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">TDP
</th>
<th colspan="2"><a href="https://en.wikipedia.org/wiki/CTDP" class="mw-redirect" title="CTDP">cTDP</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Price (USD)
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Single<br>core
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Dual<br>core
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Quad<br>core
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Base
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Max
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Up
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Down
</th></tr></thead><tbody>

<tr>
<td rowspan="7">Performance
</td>
<td rowspan="7">4&nbsp;(8)
</td>
<td rowspan="13">Core&nbsp;i7
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93336">6970HQ</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td colspan="2" style="background: #ececec; color: #2C2C2C; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?
</td>
<td>Iris Pro 580
</td>
<td rowspan="7">350&nbsp;MHz
</td>
<td rowspan="2">1050&nbsp;MHz
</td>
<td rowspan="5">8&nbsp;MB
</td>
<td>128&nbsp;MB
</td>
<td rowspan="7">16
</td>
<td rowspan="7">45&nbsp;W
</td>
<td rowspan="9" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="7">35&nbsp;W
</td>
<td>Q1 2016
</td>
<td>$623
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88972">6920HQ</a></b>
</td>
<td>2.9&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td>HD&nbsp;530
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>September 1, 2015
</td>
<td>$568
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93340">6870HQ</a>
</td>
<td rowspan="3">2.7&nbsp;GHz
</td>
<td rowspan="3">3.6&nbsp;GHz
</td>
<td colspan="2" style="background: #ececec; color: #2C2C2C; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?
</td>
<td>Iris Pro 580
</td>
<td>1000&nbsp;MHz
</td>
<td>128&nbsp;MB
</td>
<td>Q1 2016
</td>
<td>$434
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88970">6820HQ</a></b>
</td>
<td rowspan="2">3.4&nbsp;GHz
</td>
<td rowspan="2">3.2&nbsp;GHz
</td>
<td rowspan="2">HD&nbsp;530
</td>
<td rowspan="2">1050&nbsp;MHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">September 1, 2015
</td>
<td rowspan="2">$378
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88969">6820HK</a></b>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93341">6770HQ</a>
</td>
<td rowspan="2">2.6&nbsp;GHz
</td>
<td rowspan="2">3.5&nbsp;GHz
</td>
<td colspan="2" style="background: #ececec; color: #2C2C2C; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?
</td>
<td>Iris Pro 580
</td>
<td>950&nbsp;MHz
</td>
<td rowspan="2">6&nbsp;MB
</td>
<td>128&nbsp;MB
</td>
<td>Q1 2016
</td>
<td>$434
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88967">6700HQ</a></b>
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>HD&nbsp;530
</td>
<td rowspan="4">1050&nbsp;MHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>September 1, 2015
</td>
<td>$378
</td></tr>
<tr>
<td rowspan="30">Mainstream
</td>
<td rowspan="6">2&nbsp;(4)
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/91169/Intel-Core-i7-6660U-Processor-4M-Cache-up-to-3_40-GHz">6660U</a></b>
</td>
<td>2.4&nbsp;GHz
</td>
<td rowspan="3">3.4&nbsp;GHz
</td>
<td rowspan="2">3.2&nbsp;GHz
</td>
<td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">Iris&nbsp;540
</td>
<td rowspan="6">300&nbsp;MHz
</td>
<td rowspan="6">4&nbsp;MB
</td>
<td rowspan="2">64&nbsp;MB
</td>
<td rowspan="6">12
</td>
<td rowspan="3">15&nbsp;W
</td>
<td rowspan="2">9.5&nbsp;W
</td>
<td>Q1 2016
</td>
<td rowspan="2">$415
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/91497">6650U</a></b>
</td>
<td>2.2&nbsp;GHz
</td>
<td>Q3 2015
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88192">6600U</a></b>
</td>
<td>2.6&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>HD&nbsp;520
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>25&nbsp;W
</td>
<td>7.5&nbsp;W
</td>
<td>September 1, 2015
</td>
<td>$393
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/91167">6567U</a></b>
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td>Iris&nbsp;550
</td>
<td>1100&nbsp;MHz
</td>
<td rowspan="2">64&nbsp;MB
</td>
<td>28&nbsp;W
</td>
<td rowspan="17" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>23&nbsp;W
</td>
<td rowspan="2">Q3 2015
</td>
<td rowspan="2">TBD
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/91163">6560U</a></b>
</td>
<td>2.2&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>Iris&nbsp;540
</td>
<td rowspan="2">1050&nbsp;MHz
</td>
<td rowspan="2">15&nbsp;W
</td>
<td>9.5&nbsp;W
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88194">6500U</a></b>
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td>HD&nbsp;520
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>7.5&nbsp;W
</td>
<td rowspan="2">September 1, 2015
</td>
<td>$393
</td></tr>
<tr>
<td>4&nbsp;(4)
</td>
<td rowspan="9">Core&nbsp;i5
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88962">6440HQ</a></b>
</td>
<td>2.6&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>HD&nbsp;530
</td>
<td>350&nbsp;MHz
</td>
<td>950&nbsp;MHz
</td>
<td>6&nbsp;MB
</td>
<td>16
</td>
<td>45&nbsp;W
</td>
<td>35&nbsp;W
</td>
<td>$250
</td></tr>
<tr>
<td>2&nbsp;(4)
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/91156">6360U</a></b>
</td>
<td>2.0&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>Iris&nbsp;540
</td>
<td>300&nbsp;MHz
</td>
<td>1000&nbsp;MHz
</td>
<td>4&nbsp;MB
</td>
<td>64&nbsp;MB
</td>
<td>12
</td>
<td>15&nbsp;W
</td>
<td>9.5&nbsp;W
</td>
<td>Q3 2015
</td>
<td>$304
</td></tr>
<tr>
<td rowspan="2">4&nbsp;(4)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93335">6350HQ</a>
</td>
<td rowspan="2">2.3&nbsp;GHz
</td>
<td rowspan="2">3.2&nbsp;GHz
</td>
<td colspan="2" style="background: #ececec; color: #2C2C2C; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?
</td>
<td>Iris Pro 580
</td>
<td rowspan="2">350&nbsp;MHz
</td>
<td>900&nbsp;MHz
</td>
<td rowspan="2">6&nbsp;MB
</td>
<td>128&nbsp;MB
</td>
<td rowspan="2">16
</td>
<td rowspan="2">45&nbsp;W
</td>
<td rowspan="2">35&nbsp;W
</td>
<td>Q1 2016
</td>
<td>$306
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88959">6300HQ</a></b>
</td>
<td>3.0&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>HD&nbsp;530
</td>
<td>950&nbsp;MHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">September 1, 2015
</td>
<td>$250
</td></tr>
<tr>
<td rowspan="16">2&nbsp;(4)
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88190">6300U</a></b>
</td>
<td>2.4&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="16" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>HD&nbsp;520
</td>
<td rowspan="7">300&nbsp;MHz
</td>
<td>1000&nbsp;MHz
</td>
<td>3&nbsp;MB
</td>
<td rowspan="10">12
</td>
<td>15&nbsp;W
</td>
<td>7.5&nbsp;W
</td>
<td>$281
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/91164">6287U</a></b>
</td>
<td>3.1&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="2">Iris&nbsp;550
</td>
<td>1100&nbsp;MHz
</td>
<td rowspan="3">4&nbsp;MB
</td>
<td rowspan="3">64&nbsp;MB
</td>
<td rowspan="2">28&nbsp;W
</td>
<td>23&nbsp;W
</td>
<td rowspan="3">Q3 2015
</td>
<td rowspan="2">$304
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/91166">6267U</a></b>
</td>
<td>2.9&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>1050&nbsp;MHz
</td>
<td>23&nbsp;W
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/91160">6260U</a></b>
</td>
<td>1.8&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="2">2.7&nbsp;GHz
</td>
<td>Iris&nbsp;540
</td>
<td>950&nbsp;MHz
</td>
<td rowspan="2">15&nbsp;W
</td>
<td>9.5&nbsp;W
</td>
<td>$304
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88193">6200U</a></b>
</td>
<td>2.3&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>HD&nbsp;520
</td>
<td rowspan="3">1000&nbsp;MHz
</td>
<td rowspan="6">3&nbsp;MB
</td>
<td rowspan="1" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>7.5&nbsp;W
</td>
<td>September 1, 2015
</td>
<td>$281
</td></tr>
<tr>
<td rowspan="5">Core&nbsp;i3
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/91154">6167U</a></b>
</td>
<td>2.7&nbsp;GHz
</td>
<td rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">Iris&nbsp;550
</td>
<td rowspan="2">64&nbsp;MB
</td>
<td rowspan="2">28&nbsp;W
</td>
<td rowspan="2">23&nbsp;W
</td>
<td>Q3 2015
</td>
<td rowspan="2">$304
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/96484">6157U</a></b>
</td>
<td>2.4&nbsp;GHz
</td>
<td>Q3 2016
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/89063">6100H</a></b>
</td>
<td>2.7&nbsp;GHz
</td>
<td>HD&nbsp;530
</td>
<td>350&nbsp;MHz
</td>
<td>900&nbsp;MHz
</td>
<td rowspan="13" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>35&nbsp;W
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">September 1, 2015
</td>
<td>$225
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88180">6100U</a></b>
</td>
<td>2.3&nbsp;GHz
</td>
<td rowspan="2">HD&nbsp;520
</td>
<td rowspan="2">300&nbsp;MHz
</td>
<td>1000&nbsp;MHz
</td>
<td rowspan="2">15&nbsp;W
</td>
<td>7.5&nbsp;W
</td>
<td>$281
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="https://ark.intel.com/products/91157/">6006U</a></b>
</td>
<td>2.0&nbsp;GHz
</td>
<td>900&nbsp;MHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>November, 2016
</td>
<td>$281
</td></tr>
<tr>
<td>Core&nbsp;m7
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88199">6Y75</a></b>
</td>
<td>1.2&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="4">HD&nbsp;515
</td>
<td rowspan="6">300&nbsp;MHz
</td>
<td>1000&nbsp;MHz
</td>
<td rowspan="4">4&nbsp;MB
</td>
<td rowspan="6">10
</td>
<td rowspan="4">4.5&nbsp;W
</td>
<td rowspan="4">7&nbsp;W
</td>
<td rowspan="3">3.5&nbsp;W
</td>
<td rowspan="4">September 1, 2015
</td>
<td>$393
</td></tr>
<tr>
<td rowspan="2">Core&nbsp;m5
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88197">6Y57</a></b>
</td>
<td rowspan="2">1.1&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td rowspan="2">2.4&nbsp;GHz
</td>
<td rowspan="2">900&nbsp;MHz
</td>
<td rowspan="3">$281
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88202">6Y54</a></b>
</td>
<td>2.7&nbsp;GHz
</td></tr>
<tr>
<td>Core&nbsp;m3
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88198">6Y30</a></b>
</td>
<td>0.9&nbsp;GHz
</td>
<td>2.2&nbsp;GHz
</td>
<td>2.0&nbsp;GHz
</td>
<td>850&nbsp;MHz
</td>
<td>3.8&nbsp;W
</td></tr>
<tr>
<td rowspan="2">Pentium
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/89611">4405U</a></b>
</td>
<td>2.1&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>HD 510
</td>
<td>950&nbsp;MHz
</td>
<td rowspan="6">2&nbsp;MB
</td>
<td>15&nbsp;W
</td>
<td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>10&nbsp;W
</td>
<td rowspan="2">Q3 2015
</td>
<td rowspan="2">$161
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/89612">4405Y</a></b>
</td>
<td>1.5&nbsp;GHz
</td>
<td>HD 515
</td>
<td>800&nbsp;MHz
</td>
<td>6&nbsp;W
</td>
<td>4.5&nbsp;W
</td></tr>
<tr>
<td rowspan="4">2&nbsp;(2)
</td>
<td rowspan="4">Celeron
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90619">G3902E</a>
</td>
<td>1.6&nbsp;GHz
</td>
<td rowspan="4" colspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="4">HD 510
</td>
<td rowspan="2">350&nbsp;MHz
</td>
<td rowspan="2">950&nbsp;MHz
</td>
<td rowspan="2">16
</td>
<td>25&nbsp;W
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">Q1 2016
</td>
<td rowspan="4">$107
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90713">G3900E</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td>35&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/92213">3955U</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td rowspan="2">300&nbsp;MHz
</td>
<td rowspan="2">900&nbsp;MHz
</td>
<td rowspan="2">10
</td>
<td rowspan="2">15&nbsp;W
</td>
<td rowspan="2">10&nbsp;W
</td>
<td rowspan="2">Q4 2015
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/92211">3855U</a>
</td>
<td>1.6&nbsp;GHz
</td></tr></tbody><tfoot></tfoot></table>
<h3><span class="mw-headline" id="Workstation_processors">Workstation processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=12" title="Edit section: Workstation processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>All models support: <i><a href="https://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a>, <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions_2" class="mw-redirect" title="Advanced Vector Extensions 2">AVX2</a>, <a href="https://en.wikipedia.org/wiki/AVX-512" title="AVX-512">AVX-512</a>, <a href="https://en.wikipedia.org/wiki/FMA3" class="mw-redirect" title="FMA3">FMA3</a>, <a href="https://en.wikipedia.org/wiki/Intel_MPX" title="Intel MPX">MPX</a>, Enhanced Intel <a href="https://en.wikipedia.org/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a>, XD bit (an <a href="https://en.wikipedia.org/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">Intel VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">Intel VT-d</a>, <a href="https://en.wikipedia.org/wiki/Turbo_Boost" class="mw-redirect" title="Turbo Boost">Turbo Boost</a> (excluding W-2102 and W-2104), <a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a> (excluding W-2102 and W-2104), <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, <a href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">Intel TSX-NI</a>, Smart Cache.</i></li>
<li>PCI Express lanes: 48</li>
<li>Supports up to 8 DIMMs of DDR4 memory, maximum 512 GB.</li></ul>
<table class="wikitable">

<tbody><tr>
<th>Model<br>number
</th>
<th>sSpec<br>number
</th>
<th>Cores<br>(threads)
</th>
<th>Frequency
</th>
<th><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo Boost</a><br>all-core/2.0<br>(/max. 3.0)
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_cache#Multi-level_caches" title="CPU cache">L2<br>cache</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_cache#Multi-level_caches" title="CPU cache">L3<br>cache</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">TDP</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_socket" title="CPU socket">Socket</a>
</th>
<th>I/O bus
</th>
<th><a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">Memory</a>
</th>
<th style="text-align:right;">Release date
</th>
<th>Part<br>number(s)
</th>
<th>Release<br>price (<a href="https://en.wikipedia.org/wiki/United_States_dollar" title="United States dollar">USD</a>)
</th></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/125038">Xeon W-2102</a>
</td>
<td><div class="plainlist">
<ul><li>SR3LG&nbsp;(U0)</li></ul>
</div>
</td>
<td>4  (4)
</td>
<td>2.9 GHz
</td>
<td>N/A
</td>
<td>4 × 1 MiB
</td>
<td>8.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">120&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2400
</td>
<td style="text-align:right;">August 29, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303532802</li></ul>
</div>
</td>
<td>$202
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/125039">Xeon W-2104</a>
</td>
<td><div class="plainlist">
<ul><li>SR3LH&nbsp;(U0)</li></ul>
</div>
</td>
<td>4  (4)
</td>
<td>3.2 GHz
</td>
<td>N/A
</td>
<td>4 × 1 MiB
</td>
<td>8.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">120&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2400
</td>
<td style="text-align:right;">August 29, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303532903</li></ul>
</div>
</td>
<td>$255
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/125036">Xeon W-2123</a>
</td>
<td><div class="plainlist">
<ul><li>SR3LJ&nbsp;(U0)</li></ul>
</div>
</td>
<td>4  (8)
</td>
<td>3.6 GHz
</td>
<td>/3.9 GHz
</td>
<td>4 × 1 MiB
</td>
<td>8.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">120&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">August 29, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303533002</li></ul>
</div>
</td>
<td>$294
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/126708">Xeon W-2125</a>
</td>
<td><div class="plainlist">
<ul><li>SR3LM&nbsp;(U0)</li></ul>
</div>
</td>
<td>4  (8)
</td>
<td>4 GHz
</td>
<td>/4.5 GHz
</td>
<td>4 × 1 MiB
</td>
<td>8.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">120&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">August 29, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303533303</li></ul>
</div>
</td>
<td>$444
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/125040">Xeon W-2133</a>
</td>
<td><div class="plainlist">
<ul><li>SR3LL&nbsp;(U0)</li></ul>
</div>
</td>
<td>6  (12)
</td>
<td>3.6 GHz
</td>
<td>/3.9 GHz
</td>
<td>6 × 1 MiB
</td>
<td>8.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">August 29, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303533204</li></ul>
</div>
</td>
<td>$617
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/126709">Xeon W-2135</a>
</td>
<td><div class="plainlist">
<ul><li>SR3LN&nbsp;(U0)</li></ul>
</div>
</td>
<td>6  (12)
</td>
<td>3.7 GHz
</td>
<td>/4.5 GHz
</td>
<td>6 × 1 MiB
</td>
<td>8.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">August 29, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303533403</li></ul>
</div>
</td>
<td>$835
</td></tr>



<tr>
<td>Xeon W-2140B
</td>
<td>
</td>
<td>8  (16)
</td>
<td>3.2 GHz
</td>
<td>/4.2 GHz
</td>
<td>8 × 1 MiB
</td>
<td>11.00 MiB
</td>
<td>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">December 21, 2017
</td>
<td>
</td>
<td>OEM for Apple<sup id="cite_ref-Mac_OEM_Parts_90-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-Mac_OEM_Parts-90">[90]</a></sup><sup id="cite_ref-Mac_OEM_Parts_2_91-0" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-Mac_OEM_Parts_2-91">[91]</a></sup>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/126707">Xeon W-2145</a>
</td>
<td><div class="plainlist">
<ul><li>SR3LQ&nbsp;(U0)</li></ul>
</div>
</td>
<td>8  (16)
</td>
<td>3.7 GHz
</td>
<td>/4.5 GHz
</td>
<td>8 × 1 MiB
</td>
<td>11.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">August 29, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303533601</li></ul>
</div>
</td>
<td>$1113
</td></tr>



<tr>
<td>Xeon W-2150B
</td>
<td>
</td>
<td>10  (20)
</td>
<td>3 GHz
</td>
<td>/4.5 GHz
</td>
<td>10 × 1 MiB
</td>
<td>13.75 MiB
</td>
<td>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">December 21, 2017
</td>
<td>
</td>
<td>OEM for Apple<sup id="cite_ref-Mac_OEM_Parts_90-1" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-Mac_OEM_Parts-90">[90]</a></sup><sup id="cite_ref-Mac_OEM_Parts_2_91-1" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-Mac_OEM_Parts_2-91">[91]</a></sup>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/125042">Xeon W-2155</a>
</td>
<td><div class="plainlist">
<ul><li>SR3LR&nbsp;(U0)</li></ul>
</div>
</td>
<td>10  (20)
</td>
<td>3.3 GHz
</td>
<td>/4.5 GHz
</td>
<td>10 × 1 MiB
</td>
<td>13.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">August 29, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303533703</li></ul>
</div>
</td>
<td>$1440
</td></tr>



<tr>
<td>Xeon W-2170B
</td>
<td>
</td>
<td>14  (28)
</td>
<td>2.5 GHz
</td>
<td>/4.3 GHz
</td>
<td>14 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">December 21, 2018
</td>
<td>
</td>
<td>OEM for Apple<sup id="cite_ref-Mac_OEM_Parts_90-2" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-Mac_OEM_Parts-90">[90]</a></sup><sup id="cite_ref-Mac_OEM_Parts_2_91-2" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-Mac_OEM_Parts_2-91">[91]</a></sup>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/130046">Xeon W-2175</a>
</td>
<td><div class="plainlist">
<ul><li>SR3W2&nbsp;(M0)</li></ul>
</div>
</td>
<td>14  (28)
</td>
<td>2.5 GHz
</td>
<td>/4.3 GHz
</td>
<td>14 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">October 15, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303842300</li></ul>
</div>
</td>
<td>$1947
</td></tr>



<tr>
<td>Xeon W-2191B
</td>
<td>
</td>
<td>18  (36)
</td>
<td>2.3 GHz
</td>
<td>/4.3 GHz
</td>
<td>18 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">December 21, 2017
</td>
<td>
</td>
<td>OEM for Apple<sup id="cite_ref-Mac_OEM_Parts_90-3" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-Mac_OEM_Parts-90">[90]</a></sup><sup id="cite_ref-Mac_OEM_Parts_2_91-3" class="reference"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_note-Mac_OEM_Parts_2-91">[91]</a></sup>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/126793">Xeon W-2195</a>
</td>
<td><div class="plainlist">
<ul><li>SR3RX&nbsp;(U0)</li></ul>
</div>
</td>
<td>18  (36)
</td>
<td>2.3 GHz
</td>
<td>/4.3 GHz
</td>
<td>18 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 2066
</td>
<td>DMI 3.0
</td>
<td>4 × DDR4-2666
</td>
<td style="text-align:right;">August 29, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303805901</li></ul>
</div>
</td>
<td>$2553
</td></tr>

</tbody></table>
<h3><span class="mw-headline" id="Server_processors">Server processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=13" title="Edit section: Server processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>E3 series server chips all consist of System Bus 9 GT/s, max. memory bandwidth of 34.1 GB/s dual channel memory. Unlike its predecessor, the Skylake Xeon CPUs require either a C232 or a C236 chipset to operate.
</p>
<table class="wikitable sortable jquery-tablesorter">
<caption>Skylake E3-12xx and E3 15xx v5 SKUs
</caption>
<thead><tr>
<th rowspan="3" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Target<br>segment
</th>
<th rowspan="3" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th colspan="2" rowspan="3" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and model
</th>
<th rowspan="3" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">GPU
</th>
<th colspan="4"><a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">Clock rate</a>
</th>
<th rowspan="3" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L3 <br>cache
</th>
<th rowspan="3" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L4 <br>cache
</th>
<th rowspan="3" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">TDP</a>
</th>
<th rowspan="3" class="unsortable">Release<br>date
</th>
<th rowspan="3" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price (USD)<br>tray / box
</th>
<th colspan="3">Motherboard
</th></tr><tr>
<th colspan="2">CPU
</th>
<th colspan="2">Graphics
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Interface
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Memory
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Turbo
</th></tr></thead><tbody>


<tr>
<td rowspan="11">Server
</td>
<td rowspan="8">4&nbsp;(8)
</td>
<td rowspan="16"><a href="https://en.wikipedia.org/wiki/Xeon_E3_v5" class="mw-redirect" title="Xeon E3 v5">Xeon&nbsp;E3&nbsp;v5</a>
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88171/Intel-Xeon-Processor-E3-1280-v5-8M-Cache-3_70-GHz">1280v5</a></b>
</td>
<td rowspan="1" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="3">4.0&nbsp;GHz
</td>
<td colspan="2" rowspan="1" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="16">8&nbsp;MB
</td>
<td rowspan="11" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="3">80&nbsp;W
</td>
<td rowspan="11">Q4 15
</td>
<td>$612 /&nbsp;—
</td>
<td rowspan="11"><a href="https://en.wikipedia.org/wiki/LGA_1151" title="LGA 1151">LGA<br>1151</a>
</td>
<td rowspan="16"><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 3</a><br><a href="https://en.wikipedia.org/wiki/PCI_Express_3.0" class="mw-redirect" title="PCI Express 3.0">PCIe 3.0</a>
</td>
<td rowspan="11"><br>DDR4 <br>2133/1866 <br>or<br>DDR3L <br>1333/1600<br>with ECC
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88177/Intel-Xeon-Processor-E3-1275-v5-8M-Cache-3_60-GHz">1275v5</a></b>
</td>
<td>HD P530
</td>
<td>3.6&nbsp;GHz
</td>
<td>350&nbsp;MHz
</td>
<td>1.15&nbsp;GHz
</td>
<td>$339 /&nbsp;—
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88174/Intel-Xeon-Processor-E3-1270-v5-8M-Cache-3_60-GHz">1270v5</a></b>
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.6&nbsp;GHz
</td>
<td colspan="2" rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>$328 / $339
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88175/Intel-Xeon-Processor-E3-1260L-v5-8M-Cache-2_90-GHz">1260Lv5</a></b>
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="3">3.9&nbsp;GHz
</td>
<td>45&nbsp;W
</td>
<td>$294 /&nbsp;—
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88173/Intel-Xeon-Processor-E3-1245-v5-8M-Cache-3_50-GHz">1245v5</a></b>
</td>
<td>HD P530
</td>
<td>3.5&nbsp;GHz
</td>
<td>350&nbsp;MHz
</td>
<td>1.15&nbsp;GHz
</td>
<td rowspan="2">80&nbsp;W
</td>
<td>$284 /&nbsp;—
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88176/Intel-Xeon-Processor-E3-1240-v5-8M-Cache-3_50-GHz">1240v5</a></b>
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.5&nbsp;GHz
</td>
<td colspan="2" rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>$272 / $282
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88169/Intel-Xeon-Processor-E3-1240L-v5-8M-Cache-2_10-GHz">1240Lv5</a></b>
</td>
<td>2.1&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>25&nbsp;W
</td>
<td>$278 /&nbsp;—
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88182/Intel-Xeon-Processor-E3-1230-v5-8M-Cache-3_40-GHz">1230v5</a></b>
</td>
<td>3.4&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td>80&nbsp;W
</td>
<td>$250 / $260
</td></tr>
<tr>
<td rowspan="3">4&nbsp;(4)
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88170/Intel-Xeon-Processor-E3-1235L-v5-8M-Cache-2_00-GHz">1235Lv5</a></b>
</td>
<td rowspan="2">HD P530
</td>
<td>2.0&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="2">350&nbsp;MHz
</td>
<td rowspan="2">1.15&nbsp;GHz
</td>
<td>25&nbsp;W
</td>
<td>$250 /&nbsp;—
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88168/Intel-Xeon-Processor-E3-1225-v5-8M-Cache-3_30-GHz">1225v5</a></b>
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="2">80&nbsp;W
</td>
<td>$213 /&nbsp;—
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88172/Intel-Xeon-Processor-E3-1220-v5-8M-Cache-3_00-GHz">1220v5</a></b>
</td>
<td rowspan="1" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.0&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td colspan="2" rowspan="1" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>$193 /&nbsp;—
</td></tr>
<tr>
<td rowspan="4">Mobile
</td>
<td rowspan="5">4&nbsp;(8)
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93354/Intel-Xeon-Processor-E3-1575M-v5-8M-Cache-3_00-GHz">1575Mv5</a></b>
</td>
<td rowspan="2">Iris Pro 580
</td>
<td>3.0&nbsp;GHz
</td>
<td>3.9&nbsp;GHz
</td>
<td rowspan="5">350&nbsp;MHz
</td>
<td>1.1&nbsp;GHz
</td>
<td rowspan="2">128&nbsp;MB
</td>
<td rowspan="4">45&nbsp;W
</td>
<td rowspan="2">Q1 16
</td>
<td>$1207 /&nbsp;—
</td>
<td rowspan="5"><a href="https://en.wikipedia.org/w/index.php?title=BGA_1440&amp;action=edit&amp;redlink=1" class="new" title="BGA 1440 (page does not exist)">BGA<br>1440</a>
</td>
<td rowspan="5"><br>DDR4-2133 <br>LPDDR3-1866<br>DDR3L-1600<br>with ECC
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/93359/Intel-Xeon-Processor-E3-1545M-v5-8M-Cache-2_90-GHz">1545Mv5</a></b>
</td>
<td rowspan="2">2.9&nbsp;GHz
</td>
<td rowspan="2">3.8&nbsp;GHz
</td>
<td rowspan="3">1.05&nbsp;GHz
</td>
<td>$679 /&nbsp;—
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/89610/Intel-Xeon-Processor-E3-1535M-v5-8M-Cache-2_90-GHz">1535Mv5</a></b>
</td>
<td rowspan="3">HD P530
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">Q3 15
</td>
<td>$623 /&nbsp;—
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/89608/Intel-Xeon-Processor-E3-1505M-v5-8M-Cache-2_80-GHz">1505Mv5</a></b>
</td>
<td>2.8&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td>$434 /&nbsp;—
</td></tr>
<tr>
<td>Server/<br>embedded
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/90618/Intel-Xeon-Processor-E3-1505L-v5-8M-Cache-2_00-GHz">1505Lv5</a></b>
</td>
<td>2.0&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>1.0&nbsp;GHz
</td>
<td>25&nbsp;W
</td>
<td>Q4 15
</td>
<td>$433 /&nbsp;—
</td></tr></tbody><tfoot></tfoot></table>
<h3><span id=".22Skylake-SP.22_.2814_nm.29_Scalable_Performance"></span><span class="mw-headline" id="&quot;Skylake-SP&quot;_(14_nm)_Scalable_Performance"><span id="Skylake-SP"></span>"Skylake-SP" (14 nm) Scalable Performance</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=14" title="Edit section: &quot;Skylake-SP&quot; (14 nm) Scalable Performance">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Xeon Platinum supports up to 8 sockets. Xeon Gold supports up to 4 sockets. Xeon Silver and Bronze support up to 2 sockets.
<ul><li>−M: 1536&nbsp;GB&nbsp;RAM per socket instead of 768&nbsp;GB&nbsp;RAM for <i>non</i>−M SKUs</li>
<li>−F: integrated OmniPath fabric</li>
<li>−T: High thermal-case and extended reliability</li></ul></li>
<li>Support for up to 12 <a href="https://en.wikipedia.org/wiki/DIMM" title="DIMM">DIMMs</a> of <a href="https://en.wikipedia.org/wiki/DDR4" class="mw-redirect" title="DDR4">DDR4</a> memory per CPU socket.</li>
<li>Xeon Platinum, Gold 61XX, and Gold 5122 have two <a href="https://en.wikipedia.org/wiki/AVX-512" title="AVX-512">AVX-512</a> FMA units per core. Xeon Gold 51XX (except 5122), Silver, and Bronze have a single <a href="https://en.wikipedia.org/wiki/AVX-512" title="AVX-512">AVX-512</a> FMA unit per core.</li></ul>
<h4><span id="Xeon_Bronze_and_Silver_.28dual_processor.29"></span><span class="mw-headline" id="Xeon_Bronze_and_Silver_(dual_processor)">Xeon Bronze and Silver (dual processor)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=15" title="Edit section: Xeon Bronze and Silver (dual processor)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Xeon Bronze 31XX has no HT or Turbo Boost support.</li>
<li>Xeon Bronze 31XX supports DDR4-2133&nbsp;MHz RAM. Xeon Silver 41XX supports DDR4-2400&nbsp;MHz RAM.</li>
<li>Xeon Bronze 31XX and Xeon Silver 41XX support two UPI links at 9.6 GT/s.</li></ul>
<table class="wikitable">

<tbody><tr>
<th>Model<br>number
</th>
<th>sSpec<br>number
</th>
<th>Cores<br>(threads)
</th>
<th>Frequency
</th>
<th><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo Boost</a><br>all-core/2.0<br>(/max. 3.0)
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_cache#Multi-level_caches" title="CPU cache">L2<br>cache</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_cache#Multi-level_caches" title="CPU cache">L3<br>cache</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">TDP</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_socket" title="CPU socket">Socket</a>
</th>
<th>I/O bus
</th>
<th><a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">Memory</a>
</th>
<th style="text-align:right;">Release date
</th>
<th>Part<br>number(s)
</th>
<th>Release<br>price (<a href="https://en.wikipedia.org/wiki/United_States_dollar" title="United States dollar">USD</a>)
</th></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123546">Xeon Bronze 3104</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GM&nbsp;(U0)</li></ul>
</div>
</td>
<td>6  (6)
</td>
<td>1.7 GHz
</td>
<td>N/A
</td>
<td>6 × 1 MiB
</td>
<td>8.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2133
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303562000</li>
<li>BX806733104</li></ul>
</div>
</td>
<td>$223<br>$213
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123540">Xeon Bronze 3106</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GL&nbsp;(U0)</li></ul>
</div>
</td>
<td>8  (8)
</td>
<td>1.7 GHz
</td>
<td>N/A
</td>
<td>8 × 1 MiB
</td>
<td>11.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2133
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303561900</li>
<li>BX806733106</li></ul>
</div>
</td>
<td>$306<br>$316
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123544">Xeon Silver 4108</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GJ&nbsp;(U0)</li></ul>
</div>
</td>
<td>8  (16)
</td>
<td>1.8 GHz
</td>
<td>2.1/3.0 GHz
</td>
<td>8 × 1 MiB
</td>
<td>11.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303561500</li>
<li>BX806734108</li></ul>
</div>
</td>
<td>$417<br>$427
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123549">Xeon Silver 4109T</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GP&nbsp;(U0)</li></ul>
</div>
</td>
<td>8  (16)
</td>
<td>2 GHz
</td>
<td>2.3/3.0 GHz
</td>
<td>8 × 1 MiB
</td>
<td>11.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">70&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303562200</li></ul>
</div>
</td>
<td>$501
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123547">Xeon Silver 4110</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GH&nbsp;(U0)</li></ul>
</div>
</td>
<td>8  (16)
</td>
<td>2.1 GHz
</td>
<td>2.4/3.0 GHz
</td>
<td>8 × 1 MiB
</td>
<td>11.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303561400</li>
<li>BX806734110</li></ul>
</div>
</td>
<td>$501<br>$511
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123551">Xeon Silver 4112</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GN&nbsp;(U0)</li></ul>
</div>
</td>
<td>4  (8)
</td>
<td>2.6 GHz
</td>
<td>2.9/3.0 GHz
</td>
<td>4 × 1 MiB
</td>
<td>8.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303562100</li>
<li>BX806734112</li></ul>
</div>
</td>
<td>$473<br>$483
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123550">Xeon Silver 4114</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GK&nbsp;(U0)</li></ul>
</div>
</td>
<td>10  (20)
</td>
<td>2.2 GHz
</td>
<td>2.5/3.0 GHz
</td>
<td>10 × 1 MiB
</td>
<td>13.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303561800</li>
<li>BX806734114</li></ul>
</div>
</td>
<td>$694<br>$704
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/126153">Xeon Silver 4114T</a>
</td>
<td><div class="plainlist">
<ul><li>SR3MM&nbsp;(U0)</li></ul>
</div>
</td>
<td>10  (20)
</td>
<td>2.2 GHz
</td>
<td>2.5/3.0 GHz
</td>
<td>10 × 1 MiB
</td>
<td>13.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">Q3 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303645300</li></ul>
</div>
</td>
<td>$773
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120481">Xeon Silver 4116</a>
</td>
<td><div class="plainlist">
<ul><li>SR3HQ&nbsp;(M0)</li></ul>
</div>
</td>
<td>12  (24)
</td>
<td>2.1 GHz
</td>
<td>2.4/3.0 GHz
</td>
<td>12 × 1 MiB
</td>
<td>16.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303567200</li>
<li>BX806734116</li></ul>
</div>
</td>
<td>$1002<br>$1012
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/126155">Xeon Silver 4116T</a>
</td>
<td><div class="plainlist">
<ul><li>SR3MQ&nbsp;(U0)</li></ul>
</div>
</td>
<td>12  (24)
</td>
<td>2.1 GHz
</td>
<td>2.4/3.0 GHz
</td>
<td>12 × 1 MiB
</td>
<td>16.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 9.6 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">Q3 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303645400</li></ul>
</div>
</td>
<td>$1112
</td></tr>

</tbody></table>
<h4><span id="Xeon_Gold_.28quad_processor.29"></span><span class="mw-headline" id="Xeon_Gold_(quad_processor)">Xeon Gold (quad processor)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=16" title="Edit section: Xeon Gold (quad processor)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Xeon Gold 51XX and F SKUs has two UPIs at 10.4 GT/s. Xeon Gold 61XX has three UPIs at 10.4 GT/s.</li>
<li>Xeon Gold 51XX support DDR4-2400&nbsp;MHz RAM (except 5122). Xeon Gold 5122 and 61XX support DDR4-2666&nbsp;MHz RAM.</li></ul>
<table class="wikitable">

<tbody><tr>
<th>Model<br>number
</th>
<th>sSpec<br>number
</th>
<th>Cores<br>(threads)
</th>
<th>Frequency
</th>
<th><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo Boost</a><br>all-core/2.0<br>(/max. 3.0)
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_cache#Multi-level_caches" title="CPU cache">L2<br>cache</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_cache#Multi-level_caches" title="CPU cache">L3<br>cache</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">TDP</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_socket" title="CPU socket">Socket</a>
</th>
<th>I/O bus
</th>
<th><a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">Memory</a>
</th>
<th style="text-align:right;">Release date
</th>
<th>Part<br>number(s)
</th>
<th>Release<br>price (<a href="https://en.wikipedia.org/wiki/United_States_dollar" title="United States dollar">USD</a>)
</th></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120484">Xeon Gold 5115</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GB&nbsp;(M0)</li></ul>
</div>
</td>
<td>10  (20)
</td>
<td>2.4 GHz
</td>
<td>2.8/3.2GHz
</td>
<td>10 × 1 MiB
</td>
<td>13.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303535601</li></ul>
</div>
</td>
<td>$1221
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/122460">Xeon Gold 5117</a>
</td>
<td>
</td>
<td>14  (28)
</td>
<td>2 GHz
</td>
<td>2.3/2.8GHz
</td>
<td>14 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">105&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td>
</td>
<td>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/124944">Xeon Gold 5117F</a>
</td>
<td>
</td>
<td>14  (28)
</td>
<td>2 GHz
</td>
<td>2.3/2.8GHz
</td>
<td>14 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">113&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td>
</td>
<td>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120473">Xeon Gold 5118</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GF&nbsp;(M0)</li></ul>
</div>
</td>
<td>12  (24)
</td>
<td>2.3 GHz
</td>
<td>2.7/3.2GHz
</td>
<td>12 × 1 MiB
</td>
<td>16.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">105&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303536100</li></ul>
</div>
</td>
<td>$1273
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/126154">Xeon Gold 5119T</a>
</td>
<td><div class="plainlist">
<ul><li>SR3MN&nbsp;(M0)</li></ul>
</div>
</td>
<td>14  (28)
</td>
<td>1.9 GHz
</td>
<td>2.3/3.2GHz
</td>
<td>14 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">85&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303567703</li></ul>
</div>
</td>
<td>$1555
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120474">Xeon Gold 5120</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GD&nbsp;(M0)</li></ul>
</div>
</td>
<td>14  (28)
</td>
<td>2.2 GHz
</td>
<td>2.6/3.2GHz
</td>
<td>14 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">105&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303535900</li>
<li>BX806735120</li></ul>
</div>
</td>
<td>$1555<br>$1561
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120477">Xeon Gold 5120T</a>
</td>
<td><div class="plainlist">
<ul><li>SR3GC&nbsp;(M0)</li></ul>
</div>
</td>
<td>14  (28)
</td>
<td>2.2 GHz
</td>
<td>2.6/3.2GHz
</td>
<td>14 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">105&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2400
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303535700</li></ul>
</div>
</td>
<td>$1727
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120475">Xeon Gold 5122</a>
</td>
<td><div class="plainlist">
<ul><li>SR3AT&nbsp;(H0)</li></ul>
</div>
</td>
<td>4  (8)
</td>
<td>3.6 GHz
</td>
<td>3.7/3.7GHz
</td>
<td>4 × 1 MiB
</td>
<td>16.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">105&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303330702</li>
<li>BX806735122</li></ul>
</div>
</td>
<td>$1221<br>$1227
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120483">Xeon Gold 6126</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B3&nbsp;(H0)</li></ul>
</div>
</td>
<td>12  (24)
</td>
<td>2.6 GHz
</td>
<td>3.3/3.7GHz
</td>
<td>12 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">125&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303405900</li></ul>
</div>
</td>
<td>$1776
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123689">Xeon Gold 6126F</a>
</td>
<td><div class="plainlist">
<ul><li>SR3KE&nbsp;(H0)</li></ul>
</div>
</td>
<td>12  (24)
</td>
<td>2.6 GHz
</td>
<td>3.3/3.7GHz
</td>
<td>12 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">135&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303593400</li></ul>
</div>
</td>
<td>$1931
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123548">Xeon Gold 6126T</a>
</td>
<td><div class="plainlist">
<ul><li>SR3J9&nbsp;(H0)</li></ul>
</div>
</td>
<td>12  (24)
</td>
<td>2.6 GHz
</td>
<td>3.3/3.7GHz
</td>
<td>12 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">125&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303593100</li></ul>
</div>
</td>
<td>$1865
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120482">Xeon Gold 6128</a>
</td>
<td><div class="plainlist">
<ul><li>SR3J4&nbsp;(H0)</li></ul>
</div>
</td>
<td>6  (12)
</td>
<td>3.4 GHz
</td>
<td>3.7/3.7GHz
</td>
<td>6 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">115&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303592600</li>
<li>BX806736128</li></ul>
</div>
</td>
<td>$1691<br>$1697
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120492">Xeon Gold 6130</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B9&nbsp;(H0)</li></ul>
</div>
</td>
<td>16  (32)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7GHz
</td>
<td>16 × 1 MiB
</td>
<td>22.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">125&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303409000</li>
<li>BX806736130</li></ul>
</div>
</td>
<td>$1900
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123688">Xeon Gold 6130F</a>
</td>
<td><div class="plainlist">
<ul><li>SR3KD&nbsp;(H0)</li></ul>
</div>
</td>
<td>16  (32)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7GHz
</td>
<td>16 × 1 MiB
</td>
<td>22.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">125&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303593300</li></ul>
</div>
</td>
<td>$2049
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123545">Xeon Gold 6130T</a>
</td>
<td><div class="plainlist">
<ul><li>SR3J8&nbsp;(H0)</li></ul>
</div>
</td>
<td>16  (32)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7GHz
</td>
<td>16 × 1 MiB
</td>
<td>22.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">125&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303593000</li></ul>
</div>
</td>
<td>$1988
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123541">Xeon Gold 6132</a>
</td>
<td><div class="plainlist">
<ul><li>SR3J3&nbsp;(H0)</li></ul>
</div>
</td>
<td>14  (28)
</td>
<td>2.6 GHz
</td>
<td>3.3/3.7GHz
</td>
<td>14 × 1 MiB
</td>
<td>19.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303592500</li></ul>
</div>
</td>
<td>$2111
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120493">Xeon Gold 6134</a>
</td>
<td><div class="plainlist">
<ul><li>SR3AR&nbsp;(H0)</li></ul>
</div>
</td>
<td>8  (16)
</td>
<td>3.2 GHz
</td>
<td>3.7/3.7GHz
</td>
<td>8 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">130&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303330302</li>
<li>BX806736134</li></ul>
</div>
</td>
<td>$2214<br>$2220
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120494">Xeon Gold 6134M</a>
</td>
<td><div class="plainlist">
<ul><li>SR3AS&nbsp;(H0)</li></ul>
</div>
</td>
<td>8  (16)
</td>
<td>3.2 GHz
</td>
<td>3.7/3.7GHz
</td>
<td>8 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">130&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303330402</li></ul>
</div>
</td>
<td>$5217
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120479">Xeon Gold 6136</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B2&nbsp;(H0)</li></ul>
</div>
</td>
<td>12  (24)
</td>
<td>3 GHz
</td>
<td>3.6/3.7GHz
</td>
<td>12 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303405800</li></ul>
</div>
</td>
<td>$2460
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120476">Xeon Gold 6138</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B5&nbsp;(H0)</li></ul>
</div>
</td>
<td>20  (40)
</td>
<td>2 GHz
</td>
<td>2.7/3.7GHz
</td>
<td>20 × 1 MiB
</td>
<td>27.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">125&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303406100</li>
<li>BX806736138</li></ul>
</div>
</td>
<td>$2612<br>$2618
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123686">Xeon Gold 6138F</a>
</td>
<td><div class="plainlist">
<ul><li>SR3KK&nbsp;(H0)</li></ul>
</div>
</td>
<td>20  (40)
</td>
<td>2 GHz
</td>
<td>2.7/3.7GHz
</td>
<td>20 × 1 MiB
</td>
<td>27.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">135&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303593900</li></ul>
</div>
</td>
<td>$2767
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123542">Xeon Gold 6138T</a>
</td>
<td><div class="plainlist">
<ul><li>SR3J7&nbsp;(H0)</li></ul>
</div>
</td>
<td>20  (40)
</td>
<td>2 GHz
</td>
<td>2.7/3.7GHz
</td>
<td>20 × 1 MiB
</td>
<td>27.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">125&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303592900</li></ul>
</div>
</td>
<td>$2742
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120485">Xeon Gold 6140</a>
</td>
<td><div class="plainlist">
<ul><li>SR3AX&nbsp;(H0)</li></ul>
</div>
</td>
<td>18  (36)
</td>
<td>2.3 GHz
</td>
<td>3.0/3.7GHz
</td>
<td>18 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303405200</li>
<li>BX806736140</li></ul>
</div>
</td>
<td>$2445<br>$2451
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120486">Xeon Gold 6140M</a>
</td>
<td><div class="plainlist">
<ul><li>SR3AZ&nbsp;(H0)</li></ul>
</div>
</td>
<td>18  (36)
</td>
<td>2.3 GHz
</td>
<td>3.0/3.7GHz
</td>
<td>18 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303405500</li></ul>
</div>
</td>
<td>$5448
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120487">Xeon Gold 6142</a>
</td>
<td><div class="plainlist">
<ul><li>SR3AY&nbsp;(H0)</li></ul>
</div>
</td>
<td>16  (32)
</td>
<td>2.6 GHz
</td>
<td>3.3/3.7GHz
</td>
<td>16 × 1 MiB
</td>
<td>22.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303405400</li>
<li>BX806736142</li></ul>
</div>
</td>
<td>$2946<br>$2952
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123685">Xeon Gold 6142F</a>
</td>
<td><div class="plainlist">
<ul><li>SR3KH&nbsp;(H0)</li></ul>
</div>
</td>
<td>16  (32)
</td>
<td>2.6 GHz
</td>
<td>3.3/3.7GHz
</td>
<td>16 × 1 MiB
</td>
<td>22.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">160&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303593700</li></ul>
</div>
</td>
<td>$3101
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120488">Xeon Gold 6142M</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B1&nbsp;(H0)</li></ul>
</div>
</td>
<td>16  (32)
</td>
<td>2.6 GHz
</td>
<td>3.3/3.7GHz
</td>
<td>16 × 1 MiB
</td>
<td>22.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303405700</li></ul>
</div>
</td>
<td>$5949
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/124943">Xeon Gold 6144</a>
</td>
<td><div class="plainlist">
<ul><li>SR3MB&nbsp;(H0)</li></ul>
</div>
</td>
<td>8  (16)
</td>
<td>3.5 GHz
</td>
<td>4.1/4.2GHz
</td>
<td>8 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">Q3 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303657302</li></ul>
</div>
</td>
<td>$2925
</td></tr>



<tr>
<td>Xeon Gold 6145
</td>
<td><div class="plainlist">
<ul><li>SR3G4&nbsp;(H0)</li></ul>
</div>
</td>
<td>20  (40)
</td>
<td>2 GHz
</td>
<td>2.7/3.7GHz
</td>
<td>20 × 1 MiB
</td>
<td>27.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">145&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303528200</li></ul>
</div>
</td>
<td>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/124942">Xeon Gold 6146</a>
</td>
<td><div class="plainlist">
<ul><li>SR3MA&nbsp;(H0)</li></ul>
</div>
</td>
<td>12  (24)
</td>
<td>3.2 GHz
</td>
<td>3.9/4.2GHz
</td>
<td>12 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303657201</li></ul>
</div>
</td>
<td>$3286
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120489">Xeon Gold 6148</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B6&nbsp;(H0)</li></ul>
</div>
</td>
<td>20  (40)
</td>
<td>2.4 GHz
</td>
<td>3.1/3.7GHz
</td>
<td>20 × 1 MiB
</td>
<td>27.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303406200</li>
<li>BX806736148</li></ul>
</div>
</td>
<td>$3072<br>$3078
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123690">Xeon Gold 6148F</a>
</td>
<td><div class="plainlist">
<ul><li>SR3KJ&nbsp;(H0)</li></ul>
</div>
</td>
<td>20  (40)
</td>
<td>2.4 GHz
</td>
<td>3.1/3.7GHz
</td>
<td>20 × 1 MiB
</td>
<td>27.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303593800</li></ul>
</div>
</td>
<td>$3227
</td></tr>



<tr>
<td>Xeon Gold 6149
</td>
<td>
</td>
<td>()
</td>
<td>3.1 GHz
</td>
<td>
</td>
<td>× 1 MiB
</td>
<td>MiB
</td>
<td>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">
</td>
<td>
</td>
<td>OEM
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120490">Xeon Gold 6150</a>
</td>
<td><div class="plainlist">
<ul><li>SR37K&nbsp;(H0)</li></ul>
</div>
</td>
<td>18  (36)
</td>
<td>2.7 GHz
</td>
<td>3.4/3.7GHz
</td>
<td>18 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303328000</li></ul>
</div>
</td>
<td>$3358
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120491">Xeon Gold 6152</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B4&nbsp;(H0)</li></ul>
</div>
</td>
<td>22  (44)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7GHz
</td>
<td>22 × 1 MiB
</td>
<td>30.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">140&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303406000</li>
<li>BX806736152</li></ul>
</div>
</td>
<td>$3655<br>$3661
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120495">Xeon Gold 6154</a>
</td>
<td><div class="plainlist">
<ul><li>SR3J5&nbsp;(H0)</li></ul>
</div>
</td>
<td>18  (36)
</td>
<td>3 GHz
</td>
<td>3.7/3.7GHz
</td>
<td>18 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">200&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303592700</li></ul>
</div>
</td>
<td>$3543
</td></tr>



<tr>
<td>Xeon Gold 6161
</td>
<td><div class="plainlist">
<ul><li>SR3G7&nbsp;(H0)</li></ul>
</div>
</td>
<td>22  (44)
</td>
<td>2.2 GHz
</td>
<td>2.7/3.0GHz
</td>
<td>22 × 1 MiB
</td>
<td>30.25 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303532100</li></ul>
</div>
</td>
<td>
</td></tr>
                                                                                
</tbody></table>
<h4><span id="Xeon_Platinum_.28octa_processor.29"></span><span class="mw-headline" id="Xeon_Platinum_(octa_processor)">Xeon Platinum (octa processor)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=17" title="Edit section: Xeon Platinum (octa processor)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Xeon Platinum non-F SKUs have three UPIs at 10.4 GT/s. Xeon Platinum F-SKUs have two UPIs at 10.4 GT/s.</li>
<li>Xeon Platinum supports DDR4-2666&nbsp;MHz RAM.</li></ul>
<table class="wikitable">

<tbody><tr>
<th>Model<br>number
</th>
<th>sSpec<br>number
</th>
<th>Cores<br>(threads)
</th>
<th>Frequency
</th>
<th><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo Boost</a><br>all-core/2.0<br>(/max. 3.0)
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_cache#Multi-level_caches" title="CPU cache">L2<br>cache</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_cache#Multi-level_caches" title="CPU cache">L3<br>cache</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">TDP</a>
</th>
<th><a href="https://en.wikipedia.org/wiki/CPU_socket" title="CPU socket">Socket</a>
</th>
<th>I/O bus
</th>
<th><a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">Memory</a>
</th>
<th style="text-align:right;">Release date
</th>
<th>Part<br>number(s)
</th>
<th>Release<br>price (<a href="https://en.wikipedia.org/wiki/United_States_dollar" title="United States dollar">USD</a>)
</th></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120497">Xeon Platinum 8153</a>
</td>
<td><div class="plainlist">
<ul><li>SR3BA&nbsp;(H0)</li></ul>
</div>
</td>
<td>16  (32)
</td>
<td>2 GHz
</td>
<td>2.3/2.8 GHz
</td>
<td>16 × 1 <a href="https://en.wikipedia.org/wiki/Mebibyte" title="Mebibyte">MiB</a>
</td>
<td>22.00 <a href="https://en.wikipedia.org/wiki/Mebibyte" title="Mebibyte">MiB</a>
</td>
<td><div class="plainlist" style="margin-left: 2em;">125&nbsp;W
</div>
</td>
<td><a href="https://en.wikipedia.org/wiki/LGA_3647" title="LGA 3647">LGA 3647</a>
</td>
<td>3 × 10.4 GT/s <a href="https://en.wikipedia.org/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a>
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303408900</li></ul>
</div>
</td>
<td>$3115
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120499">Xeon Platinum 8156</a>
</td>
<td><div class="plainlist">
<ul><li>SR3AV&nbsp;(H0)</li></ul>
</div>
</td>
<td>4  (8)
</td>
<td>3.6 GHz
</td>
<td>3.3/3.7 GHz
</td>
<td>4 × 1 MiB
</td>
<td>16.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">105&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303368800</li></ul>
</div>
</td>
<td>$7007
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120500">Xeon Platinum 8158</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B7&nbsp;(H0)</li></ul>
</div>
</td>
<td>12  (24)
</td>
<td>3 GHz
</td>
<td>2.7/3.7 GHz
</td>
<td>12 × 1 MiB
</td>
<td>24.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303406500</li></ul>
</div>
</td>
<td>$7007
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120501">Xeon Platinum 8160</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B0&nbsp;(H0)</li></ul>
</div>
</td>
<td>24  (48)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7 GHz
</td>
<td>24 × 1 MiB
</td>
<td>33.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303405600</li>
<li>BX806738160</li></ul>
</div>
</td>
<td>$4702<br>$4708
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123687">Xeon Platinum 8160F</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B8&nbsp;(H0)</li></ul>
</div>
</td>
<td>24  (48)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7 GHz
</td>
<td>24 × 1 MiB
</td>
<td>33.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">160&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303406600</li></ul>
</div>
</td>
<td>$4856
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120502">Xeon Platinum 8160M</a>
</td>
<td><div class="plainlist">
<ul><li>SR3B8&nbsp;(H0)</li></ul>
</div>
</td>
<td>24  (48)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7 GHz
</td>
<td>24 × 1 MiB
</td>
<td>33.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303406600</li></ul>
</div>
</td>
<td>$7704
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/123543">Xeon Platinum 8160T</a>
</td>
<td><div class="plainlist">
<ul><li>SR3J6&nbsp;(H0)</li></ul>
</div>
</td>
<td>24  (48)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7 GHz
</td>
<td>24 × 1 MiB
</td>
<td>33.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303592800</li></ul>
</div>
</td>
<td>$4936
</td></tr>



<tr>
<td>Xeon Platinum 8163
</td>
<td><div class="plainlist">
<ul><li>SR3G1&nbsp;(H0)</li></ul>
</div>
</td>
<td>24  (48)
</td>
<td>2.4 GHz
</td>
<td>2.7/3.1 GHz
</td>
<td>24 × 1 MiB
</td>
<td>33.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303527200</li></ul>
</div>
</td>
<td>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120503">Xeon Platinum 8164</a>
</td>
<td><div class="plainlist">
<ul><li>SR3BB&nbsp;(H0)</li></ul>
</div>
</td>
<td>26  (52)
</td>
<td>2 GHz
</td>
<td>2.7/3.7 GHz
</td>
<td>26 × 1 MiB
</td>
<td>35.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">150&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303408800</li>
<li>BX806738164</li></ul>
</div>
</td>
<td>$6114<br>$6120
</td></tr>



<tr>
<td>Xeon Platinum 8167M
</td>
<td><div class="plainlist">
<ul><li>SR3A0&nbsp;(H0)</li></ul>
</div>
</td>
<td>26  (52)
</td>
<td>2 GHz
</td>
<td>2.4/2.4 GHz
</td>
<td>26 × 1 MiB
</td>
<td>35.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303180701</li></ul>
</div>
</td>
<td>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120504">Xeon Platinum 8168</a>
</td>
<td><div class="plainlist">
<ul><li>SR37J&nbsp;(H0)</li></ul>
</div>
</td>
<td>24  (48)
</td>
<td>2.7 GHz
</td>
<td>3.4/3.7 GHz
</td>
<td>24 × 1 MiB
</td>
<td>33.00 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">205&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303327701</li></ul>
</div>
</td>
<td>$5890
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120506">Xeon Platinum 8170</a>
</td>
<td><div class="plainlist">
<ul><li>SR37H&nbsp;(H0)</li></ul>
</div>
</td>
<td>26  (52)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7 GHz
</td>
<td>26 × 1 MiB
</td>
<td>35.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303327601</li>
<li>BX806738170</li></ul>
</div>
</td>
<td>$7405<br>$7411
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120507">Xeon Platinum 8170M</a>
</td>
<td><div class="plainlist">
<ul><li>SR3BD&nbsp;(H0)</li></ul>
</div>
</td>
<td>26  (52)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.7 GHz
</td>
<td>26 × 1 MiB
</td>
<td>35.75 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303319201</li></ul>
</div>
</td>
<td>$10,409
</td></tr>



<tr>
<td>Xeon Platinum 8173M
</td>
<td><div class="plainlist">
<ul><li>SR37Q&nbsp;(H0)</li></ul>
</div>
</td>
<td>28  (56)
</td>
<td>2 GHz
</td>
<td>2.7/3.5 GHz
</td>
<td>28 × 1 MiB
</td>
<td>38.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303172400</li></ul>
</div>
</td>
<td>
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120508">Xeon Platinum 8176</a>
</td>
<td><div class="plainlist">
<ul><li>SR37A&nbsp;(H0)</li></ul>
</div>
</td>
<td>28  (56)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.8 GHz
</td>
<td>28 × 1 MiB
</td>
<td>38.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303314700</li></ul>
</div>
</td>
<td>$8790
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/125056">Xeon Platinum 8176F</a>
</td>
<td><div class="plainlist">
<ul><li>SR3MK&nbsp;(H0)</li></ul>
</div>
</td>
<td>28  (56)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.8 GHz
</td>
<td>28 × 1 MiB
</td>
<td>38.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">173&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>2 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">Q3, 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303694600</li></ul>
</div>
</td>
<td>$8874
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120505">Xeon Platinum 8176M</a>
</td>
<td><div class="plainlist">
<ul><li>SR37U&nbsp;(H0)</li></ul>
</div>
</td>
<td>28  (56)
</td>
<td>2.1 GHz
</td>
<td>2.8/3.8 GHz
</td>
<td>28 × 1 MiB
</td>
<td>38.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">165&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303133605</li></ul>
</div>
</td>
<td>$11,722
</td></tr>



<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120496">Xeon Platinum 8180</a>
</td>
<td><div class="plainlist">
<ul><li>SR377&nbsp;(H0)</li></ul>
</div>
</td>
<td>28  (56)
</td>
<td>2.5 GHz
</td>
<td>3.2/3.8 GHz
</td>
<td>28 × 1 MiB
</td>
<td>38.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">205&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303314400</li></ul>
</div>
</td>
<td>$10,009
</td></tr>
 


<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/120498">Xeon Platinum 8180M</a>
</td>
<td><div class="plainlist">
<ul><li>SR37T&nbsp;(H0)</li></ul>
</div>
</td>
<td>28  (56)
</td>
<td>2.5 GHz
</td>
<td>3.2/3.8 GHz
</td>
<td>28 × 1 MiB
</td>
<td>38.50 MiB
</td>
<td><div class="plainlist" style="margin-left: 2em;">205&nbsp;W
</div>
</td>
<td>LGA 3647
</td>
<td>3 × 10.4 GT/s UPI
</td>
<td>6 × DDR4-2666
</td>
<td style="text-align:right;">11 July 2017
</td>
<td><div class="plainlist">
<ul><li>CD8067303192101</li></ul>
</div>
</td>
<td>$13,011
</td></tr>

</tbody></table>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=18" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">List of Intel CPU microarchitectures</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=19" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: decimal;">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-tomshardware_purley-1"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-tomshardware_purley_1-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/intel-xeon-skylake-purley-cpu,31980.html">Tom's Hardware: Skylake Xeon Platforms Spotted, Purley Makes A Quiet Splash At Computex</a>. June 3, 2016</span>
</li>
<li id="cite_note-bitsnchips-2"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-bitsnchips_2-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-bitsnchips_2-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-bitsnchips_2-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.bitsandchips.it/english/52-english-news/5297-avx-512-simd-enabled-only-on-xeon-models-of-skylake">"AVX-512 SIMD enabled only on Xeon models of SkyLake"</a>. <i>Bits and Chips</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Bits+and+Chips&amp;rft.atitle=AVX-512+SIMD+enabled+only+on+Xeon+models+of+SkyLake&amp;rft_id=http%3A%2F%2Fwww.bitsandchips.it%2Fenglish%2F52-english-news%2F5297-avx-512-simd-enabled-only-on-xeon-models-of-skylake&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r886058088">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-avx512-3"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-avx512_3-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-avx512_3-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.hardware-boom.com/skylake-processors-pc-will-not-support-avx-512">"Skylake processors for the PC will not support the AVX-512"</a>. <i>Hardware-boom.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hardware-boom.com&amp;rft.atitle=Skylake+processors+for+the+PC+will+not+support+the+AVX-512&amp;rft_id=http%3A%2F%2Fwww.hardware-boom.com%2Fskylake-processors-pc-will-not-support-avx-512&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088">}</span>
</li>
<li id="cite_note-i7-6700k-4"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-i7-6700k_4-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88195/Intel-Core-i7-6700K-Processor-8M-Cache-up-to-4_20-GHz">"Intel Core i7-6700K Processor (8M Cache, up to 4.20 GHz)"</a>. <i>Ark.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ark.intel.com&amp;rft.atitle=Intel+Core+i7-6700K+Processor+%288M+Cache%2C+up+to+4.20+GHz%29&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2F88195%2FIntel-Core-i7-6700K-Processor-8M-Cache-up-to-4_20-GHz&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-5" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Cutress, Ian. <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/9582/intel-skylake-mobile-desktop-launch-architecture-analysis/4">"The Intel Skylake Mobile and Desktop Launch, with Architecture Analysis"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 18,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=The+Intel+Skylake+Mobile+and+Desktop+Launch%2C+with+Architecture+Analysis&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F9582%2Fintel-skylake-mobile-desktop-launch-architecture-analysis%2F4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-software.intel.com-6"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-software.intel.com_6-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-software.intel.com_6-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/managed/c5/9a/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf">"The Compute Architecture of Intel® Processor Graphics Gen9"</a> <span class="cs1-format">(PDF)</span>. <i>Software.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Software.intel.com&amp;rft.atitle=The+Compute+Architecture+of+Intel%C2%AE+Processor+Graphics+Gen9&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fmanaged%2Fc5%2F9a%2FThe-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-7" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf">"Intel® 64 and IA-32 Architectures Optimization Reference Manual"</a> <span class="cs1-format">(PDF)</span>. <i>Intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=Intel%C2%AE+64+and+IA-32+Architectures+Optimization+Reference+Manual&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-optimization-manual.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-8" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2015/08/05/chip-shot-intel-unleashes-next-gen-enthusiast-desktop-pc-platform-at-gamescom">"Intel Unleashes Next-Gen Enthusiast Desktop PC Platform at Gamescom"</a>. <i>Intel Newsroom</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 5,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+Newsroom&amp;rft.atitle=Intel+Unleashes+Next-Gen+Enthusiast+Desktop+PC+Platform+at+Gamescom&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2015%2F08%2F05%2Fchip-shot-intel-unleashes-next-gen-enthusiast-desktop-pc-platform-at-gamescom&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-codenames-9"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-codenames_9-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Demerjian, Charlie. <a rel="nofollow" class="external text" href="http://semiaccurate.com/2011/03/31/after-intels-haswell-comes-broadwell-sk/">"After Intel's Haswell comes Broadwell"</a>. <i>Semiaccurate.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 4,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiaccurate.com&amp;rft.atitle=After+Intel%27s+Haswell+comes+Broadwell&amp;rft.aulast=Demerjian&amp;rft.aufirst=Charlie&amp;rft_id=http%3A%2F%2Fsemiaccurate.com%2F2011%2F03%2F31%2Fafter-intels-haswell-comes-broadwell-sk%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-10" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-Details_Presentation.pdf">"Intel Presentation: 22nm Details"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">January 4,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Presentation%3A+22nm+Details&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fnewsroom%2Fkits%2F22nm%2Fpdfs%2F22nm-Details_Presentation.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-techradar-11"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-techradar_11-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Darren Allan (August 31, 2016). <a rel="nofollow" class="external text" href="http://www.techradar.com/news/software/operating-systems/intel-s-latest-cpus-will-only-support-windows-10-1327487">"Intel's latest CPUs will only support Windows 10"</a>. Tech Radar<span class="reference-accessdate">. Retrieved <span class="nowrap">June 8,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+latest+CPUs+will+only+support+Windows+10&amp;rft.pub=Tech+Radar&amp;rft.date=2016-08-31&amp;rft.au=Darren+Allan&amp;rft_id=http%3A%2F%2Fwww.techradar.com%2Fnews%2Fsoftware%2Foperating-systems%2Fintel-s-latest-cpus-will-only-support-windows-10-1327487&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-theinquirer.net-12"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-theinquirer.net_12-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-theinquirer.net_12-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.theinquirer.net/inquirer/news/3008609/theres-a-patch-to-reinstate-windows-7-81-on-kaby-lake-cpus">"There's a patch to reinstate Windows 7 &amp; 8.1 on Kaby Lake CPUs"</a>. <i>Theinquirer.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Theinquirer.net&amp;rft.atitle=There%27s+a+patch+to+reinstate+Windows+7+%26+8.1+on+Kaby+Lake+CPUs&amp;rft_id=https%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F3008609%2Ftheres-a-patch-to-reinstate-windows-7-81-on-kaby-lake-cpus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088">}</span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-13" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/processors/core/6th-gen-core-family-desktop-brief.html">"6th Generation Intel® Core™ i7-6700K and i5-6600K Processors"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=6th+Generation+Intel%C2%AE+Core%E2%84%A2+i7-6700K+and+i5-6600K+Processors&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprocessors%2Fcore%2F6th-gen-core-family-desktop-brief.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-14" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.intel.ca/content/www/ca/en/processors/core/desktop-6th-gen-core-family-spec-update.html">"6th Generation Intel® Processor Family"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=6th+Generation+Intel%C2%AE+Processor+Family&amp;rft_id=https%3A%2F%2Fwww.intel.ca%2Fcontent%2Fwww%2Fca%2Fen%2Fprocessors%2Fcore%2Fdesktop-6th-gen-core-family-spec-update.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-15" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://www.pcworld.com/article/2969373/components-processors/why-intel-calls-skylake-a-6th-generation-cpu.html">"Why Intel calls Skylake a 6th-generation CPU"</a>. <i>PCWorld</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=PCWorld&amp;rft.atitle=Why+Intel+calls+Skylake+a+6th-generation+CPU&amp;rft_id=https%3A%2F%2Fwww.pcworld.com%2Farticle%2F2969373%2Fcomponents-processors%2Fwhy-intel-calls-skylake-a-6th-generation-cpu.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-16" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://qdms.intel.com/dm/i.aspx/EED3D500-FB5C-47A2-82E1-BF8DF2E0EF11/PCN116799-00.pdf">http://qdms.intel.com/dm/i.aspx/EED3D500-FB5C-47A2-82E1-BF8DF2E0EF11/PCN116799-00.pdf</a></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-17" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://knowledge.wharton.upenn.edu/article/intel-israel-old-relationship-faces-new-criticism/">"Intel in Israel: A Old Relationship Faces New Criticism"</a>. <i>Knowledge.wharton.upenn.edu</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Knowledge.wharton.upenn.edu&amp;rft.atitle=Intel+in+Israel%3A+A+Old+Relationship+Faces+New+Criticism&amp;rft_id=http%3A%2F%2Fknowledge.wharton.upenn.edu%2Farticle%2Fintel-israel-old-relationship-faces-new-criticism%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-18" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://news.techtime.co.il/2015/09/02/intel-4/">Intel Introduced its 6th Generation Intel Core</a> Published September 2, 2015, techtime.co.il</span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-19" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.anandtech.com/Gallery/Album/4533#2">"AnandTech | Gallery - Intel Skylake YUHS Processor List - 11 Photos"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 19,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=AnandTech+%7C+Gallery+-+Intel+Skylake+YUHS+Processor+List+-+11+Photos&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2FGallery%2FAlbum%2F4533%232&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-20" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cnet.com/news/intels-skylake-chips-will-power-pcs-as-thin-as-tablets-compute-sticks">"Intel's Skylake chips to power PCs as thin as tablets, with big battery boost"</a>. <i>Cnet.com</i>. September 2, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Cnet.com&amp;rft.atitle=Intel%27s+Skylake+chips+to+power+PCs+as+thin+as+tablets%2C+with+big+battery+boost&amp;rft.date=2015-09-02&amp;rft_id=http%3A%2F%2Fwww.cnet.com%2Fnews%2Fintels-skylake-chips-will-power-pcs-as-thin-as-tablets-compute-sticks&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-21" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2014/2014091001_Intel_announces_Skylake_microarchitecture.html">"Intel announces Skylake microarchitecture"</a>. <i>Cpu-world.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Cpu-world.com&amp;rft.atitle=Intel+announces+Skylake+microarchitecture&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2014%2F2014091001_Intel_announces_Skylake_microarchitecture.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088">}</span>
</li>
<li id="cite_note-launch-22"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-launch_22-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/213616/intel-to-debut-its-core-skylake-processors-at-gamescom-2015.html">"Intel to Debut its Core "Skylake" Processors at Gamescom 2015"</a>. <i>TechPowerUp</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=Intel+to+Debut+its+Core+%22Skylake%22+Processors+at+Gamescom+2015&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2F213616%2Fintel-to-debut-its-core-skylake-processors-at-gamescom-2015.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-23" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.valuewalk.com/2014/09/intel-corporation-launching-broadwell-skylake-chips/">"Intel Corporation Launching Broadwell, Skylake Chips Back to Back"</a>. <i>ValueWalk</i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 17,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ValueWalk&amp;rft.atitle=Intel+Corporation+Launching+Broadwell%2C+Skylake+Chips+Back+to+Back&amp;rft_id=http%3A%2F%2Fwww.valuewalk.com%2F2014%2F09%2Fintel-corporation-launching-broadwell-skylake-chips%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-24" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Ryan Smith. <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/8367/intels-14nm-technology-in-detail">"AnandTech – Intel's 14nm Technology in Detail"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=AnandTech+%E2%80%93+Intel%E2%80%99s+14nm+Technology+in+Detail&amp;rft.au=Ryan+Smith&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F8367%2Fintels-14nm-technology-in-detail&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088">}</span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-25" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://hexus.net/tech/news/cpu/74481-intel-broadwell-skylake-client-cpus-launching-2015/">"Intel Broadwell and Skylake client CPUs both launching in 2015"</a>. <i>Hexus.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hexus.net&amp;rft.atitle=Intel+Broadwell+and+Skylake+client+CPUs+both+launching+in+2015&amp;rft_id=http%3A%2F%2Fhexus.net%2Ftech%2Fnews%2Fcpu%2F74481-intel-broadwell-skylake-client-cpus-launching-2015%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088">}</span>
</li>
<li id="cite_note-extremetech1-26"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-extremetech1_26-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-extremetech1_26-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.extremetech.com/computing/186210-intels-14nm-puzzle-as-skylake-details-leak-everybody-asks-is-the-chip-coming-in-2015-or-not">"Intel's 14nm puzzle: As Skylake details leak, everybody asks – is the chip coming in 2015 or not?"</a>. <i>ExtremeTech</i>. July 14, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">October 17,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ExtremeTech&amp;rft.atitle=Intel%E2%80%99s+14nm+puzzle%3A+As+Skylake+details+leak%2C+everybody+asks+%E2%80%93+is+the+chip+coming+in+2015+or+not%3F&amp;rft.date=2014-07-14&amp;rft_id=http%3A%2F%2Fwww.extremetech.com%2Fcomputing%2F186210-intels-14nm-puzzle-as-skylake-details-leak-everybody-asks-is-the-chip-coming-in-2015-or-not&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-27" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Piyush Arora (October 15, 2014). <a rel="nofollow" class="external text" href="http://seekingalpha.com/article/2563875-intel-skylake-development-appears-to-be-on-schedule">"Intel: Skylake Development Appears To Be On Schedule"</a>. <i>Seekingalpha.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Seekingalpha.com&amp;rft.atitle=Intel%3A+Skylake+Development+Appears+To+Be+On+Schedule&amp;rft.date=2014-10-15&amp;rft.au=Piyush+Arora&amp;rft_id=http%3A%2F%2Fseekingalpha.com%2Farticle%2F2563875-intel-skylake-development-appears-to-be-on-schedule&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088">}</span>
</li>
<li id="cite_note-pcgamer-nonk-28"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-pcgamer-nonk_28-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.pcgamer.com/intel-puts-a-stop-to-overclocking-on-non-k-skylake-cpus/">"Intel puts a stop to overclocking on non-K Skylake CPUs"</a>. <i>PC Gamer</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 9,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PC+Gamer&amp;rft.atitle=Intel+puts+a+stop+to+overclocking+on+non-K+Skylake+CPUs&amp;rft_id=http%3A%2F%2Fwww.pcgamer.com%2Fintel-puts-a-stop-to-overclocking-on-non-k-skylake-cpus%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-hexus-nonkkod-29"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-hexus-nonkkod_29-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://hexus.net/tech/news/mainboard/90323-intel-skylake-non-k-oc-koed-asrock/">"Intel Skylake Non-K OC KOed by ASRock"</a>. <i>Hexus.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 9,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hexus.net&amp;rft.atitle=Intel+Skylake+Non-K+OC+KOed+by+ASRock&amp;rft_id=http%3A%2F%2Fhexus.net%2Ftech%2Fnews%2Fmainboard%2F90323-intel-skylake-non-k-oc-koed-asrock%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-anand-bclk-30"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-anand-bclk_30-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/9848/bclk-overclocking-intels-non-k-skylake-processors-coming-soon">"BCLK Overclocking Intel's non-K Skylake Processors: Coming Soon"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 9,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=BCLK+Overclocking+Intel%E2%80%99s+non-K+Skylake+Processors%3A+Coming+Soon&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F9848%2Fbclk-overclocking-intels-non-k-skylake-processors-coming-soon&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-31" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.pcworld.com/article/3031255/hardware/its-official-intel-shuts-down-the-cheap-overclocking-party-by-closing-skylake-loophole.html">"It's official: Intel shuts down the cheap overclocking party by closing Skylake loophole"</a>. <i>PCWorld</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 9,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PCWorld&amp;rft.atitle=It%27s+official%3A+Intel+shuts+down+the+cheap+overclocking+party+by+closing+Skylake+loophole&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Farticle%2F3031255%2Fhardware%2Fits-official-intel-shuts-down-the-cheap-overclocking-party-by-closing-skylake-loophole.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-pcworld-yesyoucan-32"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-pcworld-yesyoucan_32-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.pcworld.com/article/3014498/hardware/yes-you-can-overclock-cheap-intel-skylake-chips.html">"Yes, you can overclock cheap Intel Skylake chips"</a>. <i>PC World</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 9,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PC+World&amp;rft.atitle=Yes%2C+you+can+overclock+cheap+Intel+Skylake+chips&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Farticle%2F3014498%2Fhardware%2Fyes-you-can-overclock-cheap-intel-skylake-chips.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-33" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.extremetech.com/extreme/224561-new-asrock-motherboards-sport-external-clock-generators-for-intel-cpu-overclocking">"New ASRock motherboards sport external clock generators for Intel CPU overclocking"</a>. <i>ExtremeTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 10,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ExtremeTech&amp;rft.atitle=New+ASRock+motherboards+sport+external+clock+generators+for+Intel+CPU+overclocking+%7C&amp;rft_id=http%3A%2F%2Fwww.extremetech.com%2Fextreme%2F224561-new-asrock-motherboards-sport-external-clock-generators-for-intel-cpu-overclocking&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-34" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">株式会社インプレス. <a rel="nofollow" class="external text" href="http://akiba-pc.watch.impress.co.jp/docs/news/news/20160407_752021.html">"独自OC機能を備えたH170マザーがASRockから登場、計2モデル - AKIBA PC Hotline!"</a>. <i>AKIBA PC Hotline!</i> (in Japanese)<span class="reference-accessdate">. Retrieved <span class="nowrap">April 10,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AKIBA+PC+Hotline%21&amp;rft.atitle=%E7%8B%AC%E8%87%AAOC%E6%A9%9F%E8%83%BD%E3%82%92%E5%82%99%E3%81%88%E3%81%9FH170%E3%83%9E%E3%82%B6%E3%83%BC%E3%81%8CASRock%E3%81%8B%E3%82%89%E7%99%BB%E5%A0%B4%E3%80%81%E8%A8%882%E3%83%A2%E3%83%87%E3%83%AB+-+AKIBA+PC+Hotline%21&amp;rft.au=%E6%A0%AA%E5%BC%8F%E4%BC%9A%E7%A4%BE%E3%82%A4%E3%83%B3%E3%83%97%E3%83%AC%E3%82%B9&amp;rft_id=http%3A%2F%2Fakiba-pc.watch.impress.co.jp%2Fdocs%2Fnews%2Fnews%2F20160407_752021.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-ars-skylake18months-35"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-ars-skylake18months_35-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://arstechnica.com/information-technology/2016/01/skylake-users-given-18-months-to-upgrade-to-windows-10/">"Skylake users given 18 months to upgrade to Windows 10"</a>. <i>Ars Technica</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 16,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=Skylake+users+given+18+months+to+upgrade+to+Windows+10&amp;rft_id=https%3A%2F%2Farstechnica.com%2Finformation-technology%2F2016%2F01%2Fskylake-users-given-18-months-to-upgrade-to-windows-10%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-zdnet-newsupportpolicy-36"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-zdnet-newsupportpolicy_36-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Bott, Ed. <a rel="nofollow" class="external text" href="http://www.zdnet.com/article/microsoft-updates-support-policy-new-cpus-will-require-windows-10/">"Microsoft updates support policy: New CPUs will require Windows 10"</a>. <i>ZDNet.com</i>. CBS Interactive<span class="reference-accessdate">. Retrieved <span class="nowrap">January 16,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet.com&amp;rft.atitle=Microsoft+updates+support+policy%3A+New+CPUs+will+require+Windows+10&amp;rft.aulast=Bott&amp;rft.aufirst=Ed&amp;rft_id=http%3A%2F%2Fwww.zdnet.com%2Farticle%2Fmicrosoft-updates-support-policy-new-cpus-will-require-windows-10%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-ars-oemskylake-37"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-ars-oemskylake_37-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://arstechnica.com/information-technology/2016/03/skylake-support-on-windows-7-and-8-1-given-a-one-year-extension/">"Skylake support on Windows 7 and 8.1 given a one-year extension"</a>. <i>Ars Technica</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 18,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=Skylake+support+on+Windows+7+and+8.1+given+a+one-year+extension&amp;rft_id=https%3A%2F%2Farstechnica.com%2Finformation-technology%2F2016%2F03%2Fskylake-support-on-windows-7-and-8-1-given-a-one-year-extension%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-cw-skylakechange-38"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-cw-skylakechange_38-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.computerworld.com/article/3046032/windows-pcs/microsoft-backtracks-on-windows-7-support-deadline.html">"Microsoft backtracks on Windows 7 support deadline"</a>. <i>Computerworld.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 18,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld.com&amp;rft.atitle=Microsoft+backtracks+on+Windows+7+support+deadline&amp;rft_id=http%3A%2F%2Fwww.computerworld.com%2Farticle%2F3046032%2Fwindows-pcs%2Fmicrosoft-backtracks-on-windows-7-support-deadline.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-39" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Larsen, Shad (August 11, 2016). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170425131840/https://blogs.windows.com/business/2016/08/11/updates-to-silicon-support-policy-for-windows/">"Updates to Silicon Support Policy for Windows"</a>. <i>Windows business blog</i>. Microsoft. Archived from <a rel="nofollow" class="external text" href="https://blogs.windows.com/business/2016/08/11/updates-to-silicon-support-policy-for-windows/">the original</a> on April 25, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">May 9,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Windows+business+blog&amp;rft.atitle=Updates+to+Silicon+Support+Policy+for+Windows&amp;rft.date=2016-08-11&amp;rft.aulast=Larsen&amp;rft.aufirst=Shad&amp;rft_id=https%3A%2F%2Fblogs.windows.com%2Fbusiness%2F2016%2F08%2F11%2Fupdates-to-silicon-support-policy-for-windows%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-40" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Jo Foley, Mary (August 11, 2016). <a rel="nofollow" class="external text" href="http://www.zdnet.com/article/microsoft-extends-again-support-for-windows-7-8-1-skylake-based-devices/">"Microsoft extends again support for Windows 7, 8.1 Skylake-based devices"</a>. <i>ZDNet</i>. CBS Interactive<span class="reference-accessdate">. Retrieved <span class="nowrap">May 9,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=ZDNet&amp;rft.atitle=Microsoft+extends+again+support+for+Windows+7%2C+8.1+Skylake-based+devices&amp;rft.date=2016-08-11&amp;rft.aulast=Jo+Foley&amp;rft.aufirst=Mary&amp;rft_id=http%3A%2F%2Fwww.zdnet.com%2Farticle%2Fmicrosoft-extends-again-support-for-windows-7-8-1-skylake-based-devices%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-41" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://fedoramagazine.org/saving-laptop-power-with-powertop/">"Saving laptop power with powertop"</a>. <i>Fedora Magazine</i>. February 17, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Fedora+Magazine&amp;rft.atitle=Saving+laptop+power+with+powertop&amp;rft.date=2017-02-17&amp;rft_id=https%3A%2F%2Ffedoramagazine.org%2Fsaving-laptop-power-with-powertop%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088">}</span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-42" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.phoronix.com/scan.php?page=news_item&amp;px=Linux-4.11-FBC-Skylake">"Linux 4.11 To Enable Frame-Buffer Compression By Default For Skylake+ - Phoronix"</a>. <i>Phoronix.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix.com&amp;rft.atitle=Linux+4.11+To+Enable+Frame-Buffer+Compression+By+Default+For+Skylake%2B+-+Phoronix&amp;rft_id=http%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DLinux-4.11-FBC-Skylake&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-43" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.openbsd.org/62.html">"OpenBSD 6.2"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">October 10,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=OpenBSD+6.2&amp;rft_id=https%3A%2F%2Fwww.openbsd.org%2F62.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-44" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://hexus.net/tech/news/cpu/80786-intel-skylake-s-desktop-cpus-expected-idf-2015-august">"Intel Skylake-S desktop CPUs expected at IDF 2015 in August"</a>. February 17, 2015.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Skylake-S+desktop+CPUs+expected+at+IDF+2015+in+August&amp;rft.date=2015-02-17&amp;rft_id=http%3A%2F%2Fhexus.net%2Ftech%2Fnews%2Fcpu%2F80786-intel-skylake-s-desktop-cpus-expected-idf-2015-august&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-wccftech-06-27-45"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-wccftech-06-27_45-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-wccftech-06-27_45-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-wccftech-06-27_45-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Pirzada, Syed Muhammad Usman (June 27, 2014). <a rel="nofollow" class="external text" href="http://wccftech.com/intel-14nm-skylake-leak-multiple-edram-configurations-desktop-variant-tdp/">"Massive Intel 14nm Skylake Leak – Multiple eDRAM Configurations and Desktop Variant to have Configurable TDP"</a>. <i>WCCFTech</i>. WCCFTech Prvt. Ltd<span class="reference-accessdate">. Retrieved <span class="nowrap">June 28,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WCCFTech&amp;rft.atitle=Massive+Intel+14nm+Skylake+Leak+%E2%80%93+Multiple+eDRAM+Configurations+and+Desktop+Variant+to+have+Configurable+TDP&amp;rft.date=2014-06-27&amp;rft.aulast=Pirzada&amp;rft.aufirst=Syed+Muhammad+Usman&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-14nm-skylake-leak-multiple-edram-configurations-desktop-variant-tdp%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-46" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/200486/intel-core-skylake-cpus-accompanied-by-100-series-chipset.html">"Intel Core "Skylake" CPUs Accompanied by 100-series Chipset"</a>. <i>Techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 8,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Techpowerup.com&amp;rft.atitle=Intel+Core+%22Skylake%22+CPUs+Accompanied+by+100-series+Chipset&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2F200486%2Fintel-core-skylake-cpus-accompanied-by-100-series-chipset.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-47" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Pirzada, Syed Muhammad Usman (June 5, 2014). <a rel="nofollow" class="external text" href="http://wccftech.com/intel-abandon-internal-voltage-regulator-skylake-microarchitecture/">"Intel to Abandon the Internal Voltage Regulator (IVR) with Skylake Microarchitecture"</a>. <i>WCCFTech</i>. WCCFTech Prvt. Ltd<span class="reference-accessdate">. Retrieved <span class="nowrap">June 28,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WCCFTech&amp;rft.atitle=Intel+to+Abandon+the+Internal+Voltage+Regulator+%28IVR%29+with+Skylake+Microarchitecture&amp;rft.date=2014-06-05&amp;rft.aulast=Pirzada&amp;rft.aufirst=Syed+Muhammad+Usman&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-abandon-internal-voltage-regulator-skylake-microarchitecture%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-48" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/205231/how-intel-plans-to-transition-between-ddr3-and-ddr4-for-the-mainstream.html">"How Intel Plans to Transition Between DDR3 and DDR4 for the Mainstream"</a>. <i>techpowerup.com</i>. September 14, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=techpowerup.com&amp;rft.atitle=How+Intel+Plans+to+Transition+Between+DDR3+and+DDR4+for+the+Mainstream&amp;rft.date=2014-09-14&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2F205231%2Fhow-intel-plans-to-transition-between-ddr3-and-ddr4-for-the-mainstream.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-49" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intels-6th-generation-skylake-processors-scheduled-2h-2015-5th-generation-broadwell-spring-15-updates-2015-2016-mobility-roadmap/">"Intel's 6th Generation Skylake Processors Scheduled For 2H 2015 – 5th Generation Broadwell in Spring '15, Updates 2015–2016 Mobility Roadmap"</a>. <i>WCCFtech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WCCFtech&amp;rft.atitle=Intel%27s+6th+Generation+Skylake+Processors+Scheduled+For+2H+2015+%E2%80%93+5th+Generation+Broadwell+in+Spring+%2715%2C+Updates+2015%E2%80%932016+Mobility+Roadmap&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintels-6th-generation-skylake-processors-scheduled-2h-2015-5th-generation-broadwell-spring-15-updates-2015-2016-mobility-roadmap%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-50" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88195/">"ARK | Intel® Core™ i7-6700K Processor (8M Cache, up to 4.20 GHz)"</a>. <i>Ark.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 6,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ark.intel.com&amp;rft.atitle=ARK+%7C+Intel%C2%AE+Core%E2%84%A2+i7-6700K+Processor+%288M+Cache%2C+up+to+4.20+GHz%29&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2F88195%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-51" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=MTc4NDc">"[Phoronix] Intel Publishes Initial Skylake Linux Graphics Support"</a>. <i>Phoronix.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix.com&amp;rft.atitle=%5BPhoronix%5D+Intel+Publishes+Initial+Skylake+Linux+Graphics+Support&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DMTc4NDc&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088">}</span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-52" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Cutress, Ian. <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/9485/intel-skylake-z170-motherboards-asrock-asus-gigabyte-msi-ecs-evga-supermicro">"Intel Skylake Z170 Motherboards: A Quick Look at 55+ New Products"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 6,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=Intel+Skylake+Z170+Motherboards%3A+A+Quick+Look+at+55%2B+New+Products&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F9485%2Fintel-skylake-z170-motherboards-asrock-asus-gigabyte-msi-ecs-evga-supermicro&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-53" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.zdnet.com/wire-free-pcs-tablets-and-phones-coming-in-2015-says-intel-7000033549/">"Wire-free PCs, tablets and phones coming in 2015 says Intel"</a>. <i>ZDNet</i>. September 10, 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Wire-free+PCs%2C+tablets+and+phones+coming+in+2015+says+Intel&amp;rft.date=2014-09-10&amp;rft_id=http%3A%2F%2Fwww.zdnet.com%2Fwire-free-pcs-tablets-and-phones-coming-in-2015-says-intel-7000033549%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-54" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://downloadmirror.intel.com/28816/eng/ReleaseNotes_IGCC_100.6890.pdf">"DRIVER VERSION: 26.20.100.6890"</a> <span class="cs1-format">(PDF)</span>. <i>Downloadmirror.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 29,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Downloadmirror.intel.com&amp;rft.atitle=DRIVER+VERSION%3A+26.20.100.6890&amp;rft_id=https%3A%2F%2Fdownloadmirror.intel.com%2F28816%2Feng%2FReleaseNotes_IGCC_100.6890.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-55" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.phoronix.com/scan.php?page=article&amp;item=mesa-13">"Mesa 13.0 Released With Intel OpenGL 4.5, RADV Radeon Vulkan Driver"</a>. <i>Phoronix.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix.com&amp;rft.atitle=Mesa+13.0+Released+With+Intel+OpenGL+4.5%2C+RADV+Radeon+Vulkan+Driver&amp;rft_id=http%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Darticle%26item%3Dmesa-13&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-56" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://gadgets.ndtv.com/laptops/news/intel-skylake-s-cpus-and-100-series-chipsets-detailed-in-apparent-leak-682437">"Intel Skylake-S CPUs and 100-series Chipsets Detailed in Apparent Leak"</a>. <i>NDTV Gadgets</i>. April 17, 2015.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=NDTV+Gadgets&amp;rft.atitle=Intel+Skylake-S+CPUs+and+100-series+Chipsets+Detailed+in+Apparent+Leak&amp;rft.date=2015-04-17&amp;rft_id=http%3A%2F%2Fgadgets.ndtv.com%2Flaptops%2Fnews%2Fintel-skylake-s-cpus-and-100-series-chipsets-detailed-in-apparent-leak-682437&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-57" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://arstechnica.com/gadgets/2015/08/skylakes-graphics-architecture-intel-is-still-gunning-for-dedicated-gpus/">"Skylake's graphics architecture: Intel is still gunning for dedicated GPUs -- IDF15"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">August 18,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Skylake%E2%80%99s+graphics+architecture%3A+Intel+is+still+gunning+for+dedicated+GPUs+--+IDF15&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2015%2F08%2Fskylakes-graphics-architecture-intel-is-still-gunning-for-dedicated-gpus%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-58" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://blogs.intel.com/technology/2015/08/6th-gen-gamescom/">"Intel Unleashes Next-Gen Enthusiast Desktop PC Platform at Gamescom – Technology@Intel"</a>. <i>Technology@Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 10,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Technology%40Intel&amp;rft.atitle=Intel+Unleashes+Next-Gen+Enthusiast+Desktop+PC+Platform+at+Gamescom+%E2%80%93+Technology%40Intel&amp;rft_id=https%3A%2F%2Fblogs.intel.com%2Ftechnology%2F2015%2F08%2F6th-gen-gamescom%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-59" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://hothardware.com/news/critical-flaw-in-intel-skylake-and-kaby-lake-hyperthreading-discovered-requiring-bios-microcode-fix">"[Updated] Critical Flaw In Intel Skylake And Kaby Lake HyperThreading Discovered Requiring BIOS Microcode Fix - HotHardware"</a>. <i>Hothardware.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hothardware.com&amp;rft.atitle=%5BUpdated%5D+Critical+Flaw+In+Intel+Skylake+And+Kaby+Lake+HyperThreading+Discovered+Requiring+BIOS+Microcode+Fix+-+HotHardware&amp;rft_id=https%3A%2F%2Fhothardware.com%2Fnews%2Fcritical-flaw-in-intel-skylake-and-kaby-lake-hyperthreading-discovered-requiring-bios-microcode-fix&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-60" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://lwn.net/Articles/745113/">"Re: [RFC 09/10] x86/enter: Create macros to restrict/unrestrict Indirect Branch Speculation  [LWN.net]"</a>. <i>Lwn.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Lwn.net&amp;rft.atitle=Re%3A+%5BRFC+09%2F10%5D+x86%2Fenter%3A+Create+macros+to+restrict%2Funrestrict+Indirect+Branch+Speculation++%5BLWN.net%5D&amp;rft_id=https%3A%2F%2Flwn.net%2FArticles%2F745113%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-61" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf">https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf</a></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-62" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="https://aloiskraus.wordpress.com/2018/06/16/why-skylakex-cpus-are-sometimes-50-slower-how-intel-has-broken-existing-code/">https://aloiskraus.wordpress.com/2018/06/16/why-skylakex-cpus-are-sometimes-50-slower-how-intel-has-broken-existing-code/</a></span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-63" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external autonumber" href="https://hubb.blob.core.windows.net/e5888822-986f-45f5-b1d7-08f96e618a7b-published/73ed87d8-209a-4ca1-b456-42a167ffd0bd/SPCS001%20-%20SF15_SPCS001_103f.pdf?sv=2014-02-14&amp;sr=c&amp;sig=yuNEr98jDu9bW8aGCRYrPy8l5CdqbhJeCDRQImSbAyg%3D&amp;se=2015-11-30T21%3A15%3A16Z&amp;sp=rwd">[1]</a><sup class="noprint Inline-Template"><span style="white-space: nowrap;">[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title=" Dead link since January 2018">dead link</span></a></i>]</span></sup></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-64" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.maximumpc.com/idf-2015-san-francisco-skylake-deep-dive/">"Intel talks up new processor releases and celebrates an anniversary"</a>. <i>Maximumpc.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 16,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Maximumpc.com&amp;rft.atitle=Intel+talks+up+new+processor+releases+and+celebrates+an+anniversary&amp;rft_id=http%3A%2F%2Fwww.maximumpc.com%2Fidf-2015-san-francisco-skylake-deep-dive%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-:0-65"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-:0_65-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/processors/core/desktop-6th-gen-core-family-datasheet-vol-1.html">"6th Generation Intel® Core™ Processor Family Datasheet, Vol. 1"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 22,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=6th+Generation+Intel%C2%AE+Core%E2%84%A2+Processor+Family+Datasheet%2C+Vol.+1&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprocessors%2Fcore%2Fdesktop-6th-gen-core-family-datasheet-vol-1.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-66" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intels-cannonlake-10nm-microarchitecture-due-2016-compatible-union-bay-union-point-pch">"Intel's Cannonlake 10nm Microarchitecture is Due For 2016 – Compatible On Union Bay With Union Point PCH"</a>. <i>Wccftech.com</i>. June 6, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">June 15,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech.com&amp;rft.atitle=Intel%27s+Cannonlake+10nm+Microarchitecture+is+Due+For+2016+%E2%80%93+Compatible+On+Union+Bay+With+Union+Point+PCH&amp;rft.date=2014-06-06&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintels-cannonlake-10nm-microarchitecture-due-2016-compatible-union-bay-union-point-pch&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-67" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-10nm-skylake-desktop-platform-arrives-2015-tdps-dt-hseries-useries-yseries-unveiled-quad-core-gt4e-gpu-95w-tdp">"Intel 14nm Skylake Desktop 'Sky Bay" Platform Detailed – TDPs For DT, H-Series, U-Series, Y-Series Unveiled, Quad Core With GT4e GPU Has 95W TDP"</a>. <i>Wccftech.com</i>. June 5, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">June 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech.com&amp;rft.atitle=Intel+14nm+Skylake+Desktop+%27Sky+Bay%22+Platform+Detailed+%E2%80%93+TDPs+For+DT%2C+H-Series%2C+U-Series%2C+Y-Series+Unveiled%2C+Quad+Core+With+GT4e+GPU+Has+95W+TDP&amp;rft.date=2014-06-05&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-10nm-skylake-desktop-platform-arrives-2015-tdps-dt-hseries-useries-yseries-unveiled-quad-core-gt4e-gpu-95w-tdp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-wccftech-06-04-68"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-wccftech-06-04_68-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-wccftech-06-04_68-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-skylake-processors-launch-2h-2015-feature-ddr3-ddr4-memory-support-compatible-lga-1151-socket-z170-chipset">"Intel Skylake Processors To Launch in 2H 2015 – Compatible With LGA 1151 Socket and Z170 Chipset, Will Feature DDR3 / DDR4 Memory Support"</a>. <i>Wccftech.com</i>. June 4, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">June 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech.com&amp;rft.atitle=Intel+Skylake+Processors+To+Launch+in+2H+2015+%E2%80%93+Compatible+With+LGA+1151+Socket+and+Z170+Chipset%2C+Will+Feature+DDR3+%2F+DDR4+Memory+Support&amp;rft.date=2014-06-04&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-skylake-processors-launch-2h-2015-feature-ddr3-ddr4-memory-support-compatible-lga-1151-socket-z170-chipset&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-69" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Shilov, Anton (April 4, 2012). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131012044133/http://www.xbitlabs.com/news/memory/display/20120404214706_Intel_to_Start_DDR4_Usage_with_Server_Platforms_in_2014.html">"Intel to Start DDR4 Usage with Server Platforms in 2014"</a>. X-bit laboratories. Archived from <a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/memory/display/20120404214706_Intel_to_Start_DDR4_Usage_with_Server_Platforms_in_2014.html">the original</a> on October 12, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">October 5,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+to+Start+DDR4+Usage+with+Server+Platforms+in+2014.&amp;rft.pub=X-bit+laboratories&amp;rft.date=2012-04-04&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fmemory%2Fdisplay%2F20120404214706_Intel_to_Start_DDR4_Usage_with_Server_Platforms_in_2014.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-70" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-skylake-dual-ddr3-ddr4-memory">"Intel Skylake Could Feature Dual DDR3/DDR4 Memory Support with Double IMCs"</a>. <i>Techpowerup.com</i>. September 14, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">November 20,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Techpowerup.com&amp;rft.atitle=Intel+Skylake+Could+Feature+Dual+DDR3%2FDDR4+Memory+Support+with+Double+IMCs&amp;rft.date=2014-09-14&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-skylake-dual-ddr3-ddr4-memory&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-71" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.gigabyte.com/products/product-page.aspx?pid=5488">"GIGABYTE – Motherboard – Socket 1151 – GA-Z170-HD3 DDR3 (rev. 1.0)"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 7,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=GIGABYTE+%E2%80%93+Motherboard+%E2%80%93+Socket+1151+%E2%80%93+GA-Z170-HD3+DDR3+%28rev.+1.0%29&amp;rft_id=http%3A%2F%2Fwww.gigabyte.com%2Fproducts%2Fproduct-page.aspx%3Fpid%3D5488&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-72" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/skylake-memory-support,30185.html">"Skylake's IMC Supports Only DDR3L"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 29,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Skylake%27s+IMC+Supports+Only+DDR3L&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fskylake-memory-support%2C30185.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-73" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Kirsch, Nathan. <a rel="nofollow" class="external text" href="http://www.legitreviews.com/intel-2015-platform-roadmap-shows-skylake-cpus-100-series-chipset-and-ddr4_141247">"Intel 2015 Platform Roadmap Shows Skylake CPUs, 100 Series Chipset and DDR4"</a>. Legit Reviews<span class="reference-accessdate">. Retrieved <span class="nowrap">May 8,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+2015+Platform+Roadmap+Shows+Skylake+CPUs%2C+100+Series+Chipset+and+DDR4&amp;rft.pub=Legit+Reviews&amp;rft.aulast=Kirsch&amp;rft.aufirst=Nathan&amp;rft_id=http%3A%2F%2Fwww.legitreviews.com%2Fintel-2015-platform-roadmap-shows-skylake-cpus-100-series-chipset-and-ddr4_141247&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-74" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Howse, Brett. <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/9751/examining-intel-skylake-speed-shift-more-responsive-processors">"Examining Intel's New Speed Shift Tech on Skylake: More Responsive Processors"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 16,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=Examining+Intel%27s+New+Speed+Shift+Tech+on+Skylake%3A+More+Responsive+Processors&amp;rft.aulast=Howse&amp;rft.aufirst=Brett&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F9751%2Fexamining-intel-skylake-speed-shift-more-responsive-processors&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-pchardware_skylake-75"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-pchardware_skylake_75-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.pcgameshardware.de/Core-i7-6700K-CPU-260905/Tests/Skylake-Test-Core-i7-6700K-i5-6600K-1166741/#a3">"Intel Skylake: Core i7-6700K und i5-6600K im Test"</a>. <i>PC GAMES HARDWARE ONLINE</i>. August 5, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">August 5,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PC+GAMES+HARDWARE+ONLINE&amp;rft.atitle=Intel+Skylake%3A+Core+i7-6700K+und+i5-6600K+im+Test&amp;rft.date=2015-08-05&amp;rft_id=http%3A%2F%2Fwww.pcgameshardware.de%2FCore-i7-6700K-CPU-260905%2FTests%2FSkylake-Test-Core-i7-6700K-i5-6600K-1166741%2F%23a3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-76" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://software.intel.com/en-us/articles/6th-gen-graphics-api-dev-guide">"Game Dev - Graphics API Developer's Guide For 6th Generation Intel® Core™ Processors | Intel® Developer Zone"</a>. <i>Software.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 16,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Software.intel.com&amp;rft.atitle=Game+Dev+-+Graphics+API+Developer%E2%80%99s+Guide+For+6th+Generation+Intel%C2%AE+Core%E2%84%A2+Processors+%7C+Intel%C2%AE+Developer+Zone&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fen-us%2Farticles%2F6th-gen-graphics-api-dev-guide&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-77" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Cutress, Ian. <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/9483/intel-skylake-review-6700k-6600k-ddr4-ddr3-ipc-6th-generation/4">"The Intel 6th Gen Skylake Review: Core i7-6700K and i5-6600K Tested"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=The+Intel+6th+Gen+Skylake+Review%3A+Core+i7-6700K+and+i5-6600K+Tested&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F9483%2Fintel-skylake-review-6700k-6600k-ddr4-ddr3-ipc-6th-generation%2F4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-78" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://halobates.de/blog/p/410">http://halobates.de/blog/p/410</a></span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-79" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.gigabyte.com/products/product-page.aspx?pid=5488">"GIGABYTE – Motherboard – Socket 1151 – GA-Z170-HD3 DDR3 (rev. 1.0)"</a>. <i>Gigabyte.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 2,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Gigabyte.com&amp;rft.atitle=GIGABYTE+%E2%80%93+Motherboard+%E2%80%93+Socket+1151+%E2%80%93+GA-Z170-HD3+DDR3+%28rev.+1.0%29&amp;rft_id=http%3A%2F%2Fwww.gigabyte.com%2Fproducts%2Fproduct-page.aspx%3Fpid%3D5488&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-80" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.asus.com/Motherboards/Z170-P-D3/">"Z170-P D3 – Overview"</a>. <i>Asus.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 2,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Asus.com&amp;rft.atitle=Z170-P+D3+%E2%80%93+Overview&amp;rft_id=https%3A%2F%2Fwww.asus.com%2FMotherboards%2FZ170-P-D3%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-81" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.asrock.com/mb/Intel/Z170%20Pro4D3/">"ASRock &gt; Z170 Pro4/D3"</a>. <i>Asrock.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 2,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Asrock.com&amp;rft.atitle=ASRock+%3E+Z170+Pro4%2FD3&amp;rft_id=http%3A%2F%2Fwww.asrock.com%2Fmb%2FIntel%2FZ170%2520Pro4D3%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-The_Intel_6th_Gen_Skylake_Review-82"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-The_Intel_6th_Gen_Skylake_Review_82-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Ian Cutress (August 5, 2015). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/9483/intel-skylake-review-6700k-6600k-ddr4-ddr3-ipc-6th-generation">"The Intel 6th Gen Skylake Review: Core i7-6700K and i5-6600K Tested"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=The+Intel+6th+Gen+Skylake+Review%3A+Core+i7-6700K+and+i5-6600K+Tested&amp;rft.date=2015-08-05&amp;rft.au=Ian+Cutress&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F9483%2Fintel-skylake-review-6700k-6600k-ddr4-ddr3-ipc-6th-generation&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-TR_skylakeX-83"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-TR_skylakeX_83-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Kampman, Jeff (May 30, 2017). <a rel="nofollow" class="external text" href="https://techreport.com/review/31986/intel-core-x-series-cpus-and-x299-platform-revealed">"Intel's Core X-series CPUs and X299 platform revealed"</a>. Tech Report<span class="reference-accessdate">. Retrieved <span class="nowrap">June 1,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Intel%27s+Core+X-series+CPUs+and+X299+platform+revealed&amp;rft.date=2017-05-30&amp;rft.aulast=Kampman&amp;rft.aufirst=Jeff&amp;rft_id=https%3A%2F%2Ftechreport.com%2Freview%2F31986%2Fintel-core-x-series-cpus-and-x299-platform-revealed&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-84" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://newsroom.intel.com/newsroom/wp-content/uploads/sites/11/2017/08/intel-core-x-series-processor-overview.pdf">"Intel Core X Series Processor Overview"</a> <span class="cs1-format">(PDF)</span>. <i>Newsroom.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Newsroom.intel.com&amp;rft.atitle=Intel+Core+X+Series+Processor+Overview&amp;rft_id=https%3A%2F%2Fnewsroom.intel.com%2Fnewsroom%2Fwp-content%2Fuploads%2Fsites%2F11%2F2017%2F08%2Fintel-core-x-series-processor-overview.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-85"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-85" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Cutress, Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/11698/intel-finalizes-skylakex-processor-specifications-18cores-44-ghz-165w-on-september-25th">"Intel Finalizes Skylake-X Processor Specifications: 18-Cores, 4.4 GHz Turbo, 165W on September 25th"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 20,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=Intel+Finalizes+Skylake-X+Processor+Specifications%3A+18-Cores%2C+4.4+GHz+Turbo%2C+165W+on+September+25th&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F11698%2Fintel-finalizes-skylakex-processor-specifications-18cores-44-ghz-165w-on-september-25th&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-86" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://newsroom.intel.com/news/intel-unveils-full-intel-core-x-series-processor-family-specs-14-18-core-processors-available-starting-september/">"Intel Unveils Full Intel® Core™ X-series Processor Family Specs"</a>. <i>Intel Newsroom</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Intel+Newsroom&amp;rft.atitle=Intel+Unveils+Full+Intel%C2%AE+Core%E2%84%A2+X-series+Processor+Family+Specs&amp;rft_id=https%3A%2F%2Fnewsroom.intel.com%2Fnews%2Fintel-unveils-full-intel-core-x-series-processor-family-specs-14-18-core-processors-available-starting-september%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-87" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Cutress, Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13402/intel-basin-falls-refresh-core-i9-9980xe">"Intel's Basin Falls Skylake-X Refresh: Core i9-9980XE with up to 15% Better Power Efficiency"</a>. <i>Anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 27,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Anandtech.com&amp;rft.atitle=Intel%27s+Basin+Falls+Skylake-X+Refresh%3A+Core+i9-9980XE+with+up+to+15%25+Better+Power+Efficiency&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13402%2Fintel-basin-falls-refresh-core-i9-9980xe&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-88" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="https://www.pcworld.com/article/3311956/components-processors/intel-debuts-9th-generation-core-chips-core-i9-and-x-series-parts.html">https://www.pcworld.com/article/3311956/components-processors/intel-debuts-9th-generation-core-chips-core-i9-and-x-series-parts.html</a></span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-89" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/189122/Intel-Core-i7-9800X-X-series-Processor-16-5M-Cache-up-to-4-50-GHz-">"Intel® Core™ i7-9800X X-series Processor (16.5M Cache, up to 4.50 GHz) Product Specifications"</a>. <i>Intel® ARK (Product Specs)</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 19,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel%C2%AE+ARK+%28Product+Specs%29&amp;rft.atitle=Intel%C2%AE+Core%E2%84%A2+i7-9800X+X-series+Processor+%2816.5M+Cache%2C+up+to+4.50+GHz%29+Product+Specifications&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fproducts%2F189122%2FIntel-Core-i7-9800X-X-series-Processor-16-5M-Cache-up-to-4-50-GHz-&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-Mac_OEM_Parts-90"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-Mac_OEM_Parts_90-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-Mac_OEM_Parts_90-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-Mac_OEM_Parts_90-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-Mac_OEM_Parts_90-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13116/the-intel-xeon-w-review-w-2195-w-2155-w-2123-w-2104-and-w-2102-tested">"The Intel Xeon W Review: W-2195, W-2155, W-2123, W-2104 and W-2102 Tested"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 4,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=The+Intel+Xeon+W+Review%3A+W-2195%2C+W-2155%2C+W-2123%2C+W-2104+and+W-2102+Tested&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13116%2Fthe-intel-xeon-w-review-w-2195-w-2155-w-2123-w-2104-and-w-2102-tested&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-Mac_OEM_Parts_2-91"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-Mac_OEM_Parts_2_91-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-Mac_OEM_Parts_2_91-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-Mac_OEM_Parts_2_91-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#cite_ref-Mac_OEM_Parts_2_91-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/675/apples-imac-pro-xeon-w-are-ready/">"Apple's iMac Pro Xeon W are ready"</a>. <i>WikiChip Fuse</i>. December 24, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">May 4,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip+Fuse&amp;rft.atitle=Apple%27s+iMac+Pro+Xeon+W+are+ready&amp;rft.date=2017-12-24&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F675%2Fapples-imac-pro-xeon-w-are-ready%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit&amp;section=20" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><cite class="citation web">Ung, Gordon (August 18, 2015). <a rel="nofollow" class="external text" href="http://www.pcworld.com/article/2972823/components-processors/intel-skylake-laptop-cpus-should-use-less-power-run-faster-and-can-even-drive-three-4k-monitors.html">"Intel Skylake CPU details revealed: These faster, more power-efficient chips can even drive three 4K monitors"</a>. PC world.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Skylake+CPU+details+revealed%3A+These+faster%2C+more+power-efficient+chips+can+even+drive+three+4K+monitors&amp;rft.pub=PC+world&amp;rft.date=2015-08-18&amp;rft.aulast=Ung&amp;rft.aufirst=Gordon&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Farticle%2F2972823%2Fcomponents-processors%2Fintel-skylake-laptop-cpus-should-use-less-power-run-faster-and-can-even-drive-three-4k-monitors.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web">Shields, Anne (September 19, 2015). <a rel="nofollow" class="external text" href="https://finance.yahoo.com/news/intel-skylake-lifeline-pc-market-110531240.html">"Intel's Skylake a New Lifeline for the PC Market?"</a>. Yahoo Finance.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%E2%80%99s+Skylake+a+New+Lifeline+for+the+PC+Market%3F&amp;rft.pub=Yahoo+Finance&amp;rft.date=2015-09-19&amp;rft.aulast=Shields&amp;rft.aufirst=Anne&amp;rft_id=https%3A%2F%2Ffinance.yahoo.com%2Fnews%2Fintel-skylake-lifeline-pc-market-110531240.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASkylake+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li></ul>
<div role="navigation" class="navbox" aria-labelledby="Intel_processors" style="padding:3px"><table class="nowraplinks collapsible autocollapse navbox-inner mw-collapsible mw-made-collapsible mw-collapsed" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default mw-collapsible-toggle-collapsed" role="button" tabindex="0"><a class="mw-collapsible-text">show</a></span><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Intel_processors" title="Template:Intel processors"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel_processors" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">Intel processors</a></div></th></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks collapsible autocollapse navbox-subgroup mw-collapsible mw-made-collapsible mw-collapsed" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default mw-collapsible-toggle-collapsed" role="button" tabindex="0"><a class="mw-collapsible-text">show</a></span><div id="Discontinued" style="font-size:114%;margin:0 4em">Discontinued</div></th></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="https://en.wikipedia.org/wiki/4-bit" title="4-bit">4-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">pre-x86 (<a href="https://en.wikipedia.org/wiki/8-bit" title="8-bit">8-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Early <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a> (<a href="https://en.wikipedia.org/wiki/16-bit" title="16-bit">16-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80188" title="Intel 80188">80188</a> (1982)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/X87" title="X87">x87</a> (external <a href="https://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>8/16-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd>
<dt>16-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/80187" class="mw-redirect" title="80187">80187</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd>
<dt>32-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80387" class="mw-redirect" title="Intel 80387">80387DX</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80487" class="mw-redirect" title="Intel 80487">80487</a></dd></dl>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a> (<a href="https://en.wikipedia.org/wiki/32-bit" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80386" title="Intel 80386">80386</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80386SX" class="mw-redirect" title="Intel 80386SX">SX</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80376" title="Intel 80376">376</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486" title="Intel 80486">80486</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80486SX" title="Intel 80486SX">SX</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486DX2" title="Intel 80486DX2">DX2</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_DX4" title="Intel DX4">DX4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486SL" title="Intel 80486SL">SL</a></li>
<li><a href="https://en.wikipedia.org/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486_OverDrive" title="Intel 80486 OverDrive">OverDrive</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">A100/A110</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a> (1998)
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">Original</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_II" title="Pentium II">II</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_III" title="Pentium III">III</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_4" title="Pentium 4">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_M" title="Pentium M">M</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Core_Solo" class="mw-redirect" title="Core Solo">Solo</a></li>
<li><a href="https://en.wikipedia.org/wiki/Core_Duo" class="mw-redirect" title="Core Duo">Duo</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Tolapai" title="Tolapai">Tolapai</a></li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> (<a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron#Prescott-256" title="Celeron">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_D" title="Pentium D">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Core_2" title="Intel Core 2">2</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">i7 (some)</a></li></ul></li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Other</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt><a href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_i860" title="Intel i860">i860</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_i960" title="Intel i960">i960</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/StrongARM" title="StrongARM">StrongARM</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/XScale" title="XScale">XScale</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks collapsible uncollapse navbox-subgroup mw-collapsible mw-made-collapsible" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default" role="button" tabindex="0"><a class="mw-collapsible-text">hide</a></span><div id="Current" style="font-size:114%;margin:0 4em">Current</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a> (<a href="https://en.wikipedia.org/wiki/32-bit" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">SoC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Quark" title="Intel Quark">Quark</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> (<a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">SoC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li>i3</li>
<li>i5</li>
<li>i7</li>
<li>i9</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#Core_M" title="Intel Core">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li>E3</li>
<li>E5</li>
<li>E7</li>
<li><a href="https://en.wikipedia.org/wiki/Xeon_D" title="Xeon D">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Xeon_Phi" title="Xeon Phi">Phi</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Itanium#Itanium_2:_2002%E2%80%932010" title="Itanium">Itanium</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Lists" style="font-size:114%;margin:0 4em">Lists</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">2</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i3_microprocessors" title="List of Intel Core i3 microprocessors">i3</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i5_microprocessors" title="List of Intel Core i5 microprocessors">i5</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">i7</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i9_microprocessors" title="List of Intel Core i9 microprocessors">i9</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_M_microprocessors" title="List of Intel Core M microprocessors">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_microprocessors" title="List of Intel Pentium microprocessors">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_Pro_microprocessors" title="List of Intel Pentium Pro microprocessors">Pro</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">II</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">III</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">Xeon</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Related" style="font-size:114%;margin:0 4em">Related</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a></li>
<li><a href="https://en.wikipedia.org/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_IDE_ISA_Xcelerator" title="PCI IDE ISA Xcelerator">PIIXs</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">GPUs</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_GMA" title="Intel GMA">GMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">HD and Iris Graphics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stratix" title="Stratix">Stratix</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks collapsible uncollapse navbox-subgroup mw-collapsible mw-made-collapsible" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default" role="button" tabindex="0"><a class="mw-collapsible-text">hide</a></span><div id="Microarchitectures" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt><a href="https://en.wikipedia.org/wiki/800_nanometer" title="800 nanometer">800&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/P5_(microprocessor)" class="mw-redirect" title="P5 (microprocessor)">P5</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/600_nanometer" title="600 nanometer">600&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/P54C_(microprocessor)" class="mw-redirect" title="P54C (microprocessor)">P54C</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/350_nanometer" title="350 nanometer">350&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/P54CS_(microprocessor)" class="mw-redirect" title="P54CS (microprocessor)">P54CS</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/P55C_(microprocessor)" class="mw-redirect" title="P55C (microprocessor)">P55C</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/250_nanometer" title="250 nanometer">250&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Tillamook_(microprocessor)" class="mw-redirect" title="Tillamook (microprocessor)">Tillamook</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>, <a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)#P6_Variant_Pentium_M" title="P6 (microarchitecture)">Pentium M</a>,<br><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)#P6_Variant_Enhanced_Pentium_M" title="P6 (microarchitecture)">Enhanced Pentium M</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>500&nbsp;<a href="https://en.wikipedia.org/wiki/Nanometre" title="Nanometre">nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd>
<dt>350&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a></dd>
<dt>250&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Mendocino_(microprocessor)" class="mw-redirect" title="Mendocino (microprocessor)">Mendocino</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Dixon_(microprocessor)" class="mw-redirect" title="Dixon (microprocessor)">Dixon</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tonga_(microprocessor)" class="mw-redirect" title="Tonga (microprocessor)">Tonga</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Covington_(microprocessor)" class="mw-redirect" title="Covington (microprocessor)">Covington</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Drake_(microprocessor)" class="mw-redirect" title="Drake (microprocessor)">Drake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tanner_(microprocessor)" class="mw-redirect" title="Tanner (microprocessor)">Tanner</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/180_nanometer" title="180 nanometer">180&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Coppermine_T_(microprocessor)" class="mw-redirect" title="Coppermine T (microprocessor)">Coppermine T</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_Timna" title="Intel Timna">Timna</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Cascades_(microprocessor)" class="mw-redirect" title="Cascades (microprocessor)">Cascades</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/130_nanometer" title="130 nanometer">130&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/90_nanometer" title="90 nanometer">90&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">Stealey</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tolapai" title="Tolapai">Tolapai</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Canmore_(SoC)" class="mw-redirect" title="Canmore (SoC)">Canmore</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Sossaman_(microprocessor)" class="mw-redirect" title="Sossaman (microprocessor)">Sossaman</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>180&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Foster" title="Xeon">Foster</a></dd>
<dt>130&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Gallatin_(Extreme_Edition)" title="Pentium 4">Gallatin</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Prestonia" title="Xeon">Prestonia</a></dd>
<dt>90&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas and Jayhawk</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_D#Smithfield" title="Pentium D">Smithfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Nocona</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Irwindale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Cranford</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Potomac</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#%22Paxville_DP%22" title="Xeon">Paxville</a></dd>
<dt>65&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_D#Presler" title="Pentium D">Presler</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#5000-series_%22Dempsey%22" title="Xeon">Dempsey</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#7100-series_%22Tulsa%22" title="Xeon">Tulsa</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a>, <a href="https://en.wikipedia.org/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>65&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Merom_(microprocessor)#Merom-L" title="Merom (microprocessor)">Merom-L</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)#Conroe-L" title="Conroe (microprocessor)">Conroe-L</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)#Allendale" title="Conroe (microprocessor)">Allendale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)" title="Conroe (microprocessor)">Conroe</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Kentsfield_(microprocessor)" title="Kentsfield (microprocessor)">Kentsfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Woodcrest_(microprocessor)" class="mw-redirect" title="Woodcrest (microprocessor)">Woodcrest</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Clovertown_(microprocessor)" class="mw-redirect" title="Clovertown (microprocessor)">Clovertown</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tigerton_(microprocessor)" class="mw-redirect" title="Tigerton (microprocessor)">Tigerton</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/45_nanometer" title="45 nanometer">45&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Penryn_(microprocessor)" title="Penryn (microprocessor)">Penryn</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Penryn_(microprocessor)#Penryn-QC" title="Penryn (microprocessor)">Penryn-QC</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Wolfdale_(microprocessor)" title="Wolfdale (microprocessor)">Wolfdale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Yorkfield" title="Yorkfield">Yorkfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Wolfdale-DP_(microprocessor)" class="mw-redirect" title="Wolfdale-DP (microprocessor)">Wolfdale-DP</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Harpertown_(microprocessor)" class="mw-redirect" title="Harpertown (microprocessor)">Harpertown</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Dunnington_(microprocessor)" class="mw-redirect" title="Dunnington (microprocessor)">Dunnington</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell, Saltwell</a> <sup>*</sup></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>45&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Silverthorne_(microprocessor)" class="mw-redirect" title="Silverthorne (microprocessor)">Silverthorne</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Diamondville_(microprocessor)" class="mw-redirect" title="Diamondville (microprocessor)">Diamondville</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pineview_(microprocessor)" class="mw-redirect" title="Pineview (microprocessor)">Pineview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Lincroft_(microprocessor)" class="mw-redirect" title="Lincroft (microprocessor)">Lincroft</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tunnel_Creek_(microprocessor)" class="mw-redirect" title="Tunnel Creek (microprocessor)">Tunnel Creek</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Stellarton_(microprocessor)" class="mw-redirect" title="Stellarton (microprocessor)">Stellarton</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Sodaville_(SoC)" class="mw-redirect" title="Sodaville (SoC)">Sodaville</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Groveland_(SoC)" class="mw-redirect" title="Groveland (SoC)">Groveland</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/32_nanometer" title="32 nanometer">32&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Cedarview_(microprocessor)" class="mw-redirect" title="Cedarview (microprocessor)">Cedarview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Penwell_(SoC)" class="mw-redirect" title="Penwell (SoC)">Penwell</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Cloverview_(SoC)" class="mw-redirect" title="Cloverview (SoC)">Cloverview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Berryville_(SoC)" class="mw-redirect" title="Berryville (SoC)">Berryville</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Centerton_(SoC)" class="mw-redirect" title="Centerton (SoC)">Centerton</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>, <a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>45&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Clarksfield_(microprocessor)" title="Clarksfield (microprocessor)">Clarksfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Lynnfield_(microprocessor)" title="Lynnfield (microprocessor)">Lynnfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#C3500/C5500-series_%22Jasper_Forest%22" title="Xeon">Jasper Forest</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Bloomfield_(microprocessor)" title="Bloomfield (microprocessor)">Bloomfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#5500-series_%22Gainestown%22" title="Xeon">Gainestown (Nehalem-EP)</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#6500/7500-series_%22Beckton%22" title="Xeon">Beckton (Nehalem-EX)</a></dd>
<dt>32&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Arrandale" title="Arrandale">Arrandale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Clarkdale_(microprocessor)" title="Clarkdale (microprocessor)">Clarkdale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Gulftown" title="Gulftown">Gulftown (Westmere-EP)</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)#Westmere" title="Nehalem (microarchitecture)">Westmere-EX</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>, <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>32&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Sandy_Bridge-E" title="Sandy Bridge-E">Sandy Bridge-E</a></dd>
<dd>Gladden</dd>
<dt><a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></dd>
<dd>Ivy Bridge-EP</dd>
<dd>Ivy Bridge-EX</dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>, <a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>22&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/14_nanometer" title="14 nanometer">14&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont, Airmont</a> <sup>*</sup></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>22&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Valleyview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Tangier</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Anniedale</a></dd>
<dt>14&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Cherryview</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em">Skylake</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>14&nbsp;nm</dt>
<dd><a class="mw-selflink selflink">Skylake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> (<a href="https://en.wikipedia.org/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a>)</dd>
<dd><a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Whiskey_Lake_(microarchitecture)" title="Whiskey Lake (microarchitecture)">Whiskey Lake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Cascade_Lake_(microarchitecture)" title="Cascade Lake (microarchitecture)">Cascade Lake</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/10_nanometer" title="10 nanometer">10&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Cannon_Lake_(microarchitecture)" title="Cannon Lake (microarchitecture)">Cannon Lake</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em">Goldmont <sup>*</sup></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>14&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><i>Future</i></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>10&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Ice_Lake_(microarchitecture)" title="Ice Lake (microarchitecture)">Ice Lake</a></dd>
<dt>10&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/w/index.php?title=Lakefield_(SoC)&amp;action=edit&amp;redlink=1" class="new" title="Lakefield (SoC) (page does not exist)">Lakefield (system-on-a-chip) <i>2H-2019</i></a><br></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/7_nanometer" title="7 nanometer">7&nbsp;nm</a> or 10&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Sapphire_Rapids" title="Sapphire Rapids">Sapphire Rapids</a></dd></dl>
</div></td></tr><tr><td class="navbox-abovebelow" colspan="2" style="text-align: left;"><div><sup>*</sup> = <a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Intel_CPU_core_roadmaps_from_P6_to_Tiger_Lake" style="padding:3px"><table class="nowraplinks collapsible autocollapse navbox-inner mw-collapsible mw-made-collapsible mw-collapsed" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default mw-collapsible-toggle-collapsed" role="button" tabindex="0"><a class="mw-collapsible-text">show</a></span><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Intel_processor_roadmap" title="Template:Intel processor roadmap"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Intel_processor_roadmap" title="Template talk:Intel processor roadmap"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processor_roadmap&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel_CPU_core_roadmaps_from_P6_to_Tiger_Lake" style="font-size:114%;margin:0 4em">Intel CPU core roadmaps from <a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a> to <a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a></div></th></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px"><div style="padding:0em 0.25em"><table class="wikitable" style="border:none; text-align:center;">
<tbody><tr>
 <th colspan="2"><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom (ULV)</a>
 </th><th>Feature size
 </th><th colspan="2"><a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a>
 </th><td colspan="6" rowspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td colspan="2" rowspan="13">
 </td><th><a href="https://en.wikipedia.org/wiki/600_nanometer" title="600 nanometer">600 nm</a>
 </th><td rowspan="12"><b><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a></b>
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br>(133 MHz)
</td></tr><tr>
 <th><a href="https://en.wikipedia.org/wiki/500_nanometer" class="mw-redirect" title="500 nanometer">500 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br>(150 MHz)
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/350_nanometer" title="350 nanometer">350 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br>(166–200 MHz)
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a>
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/250_nanometer" title="250 nanometer">250 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a>
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a>
 </td><td rowspan="7" style="background-color:white; border:none;">
 </td><th><a href="https://en.wikipedia.org/wiki/NetBurst" class="mw-redirect" title="NetBurst">NetBurst</a>
 </th><td colspan="4" rowspan="3" style="background-color:white; border:none;">
</td></tr><tr>
 <th><a href="https://en.wikipedia.org/wiki/180_nanometer" title="180 nanometer">180 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a>
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/130_nanometer" title="130 nanometer">130 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a>
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a>
 </td><td style="background-color:white; border:none;">
 </td><th><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">NetBurst(HT)</a>
 </th><td style="background-color:white; border:none;">
 </td><th>NetBurst(<a href="https://en.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor">×2</a>)
</th></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/90_nanometer" title="90 nanometer">90 nm</a>
 </th><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a>
 </td><td style="background-color:white; border:none;">⇨
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">Prescott‑2M</a>
 </td><td style="background-color:white; border:none;">⇨
 </td><td><a href="https://en.wikipedia.org/wiki/Smithfield_(microprocessor)" class="mw-redirect" title="Smithfield (microprocessor)">Smithfield</a>
</td></tr><tr>
 <td><s><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas</a></s>
 </td><td style="background-color:white; border:none;">→
 </td><td>⇩
 </td><td style="background-color:white; border:none;">→
 </td><td><s><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk#Design_and_microarchitecture" title="Tejas and Jayhawk">Cedarmill (Tejas)</a></s>
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a>
 </td><td><s><a href="https://en.wikipedia.org/wiki/NetBurst_(microarchitecture)#Successor" title="NetBurst (microarchitecture)">Nehalem (NetBurst)</a></s>
 </td><td style="background-color:white; border:none;">
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a>
 </td><td style="background-color:white; border:none;">⇨
 </td><td><a href="https://en.wikipedia.org/wiki/Presler_(microprocessor)" class="mw-redirect" title="Presler (microprocessor)">Presler</a>
</td></tr><tr>
 <td rowspan="2"><b>Core</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Core_(microarchitecture)" class="mw-redirect" title="Core (microarchitecture)">Merom</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;">(<a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>) <a href="https://en.wikipedia.org/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> + <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a>
</td></tr><tr>
 <td rowspan="4"><b>Bonnell</b>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>
 </td><th rowspan="2"><a href="https://en.wikipedia.org/wiki/45_nanometer" title="45 nanometer">45 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="2"><b>Nehalem</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">HT</a> reintroduced, integrated <a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">MC</a>, <a href="https://en.wikipedia.org/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCH</a>,<br>L3-cache introduced, 256KiB L2-cache/core, <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a>
</td></tr><tr>
 <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a>
 </td><th rowspan="2"><a href="https://en.wikipedia.org/wiki/32_nanometer" title="32 nanometer">32 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">GPU</a> on same package in 45nm, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a> introduced
</td></tr><tr>
 <td rowspan="2"><b>Sandy Bridge</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;">on-die ring bus, GPU on <a href="https://en.wikipedia.org/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a>, no more non-<a href="https://en.wikipedia.org/wiki/Unified_Extensible_Firmware_Interface" title="Unified Extensible Firmware Interface">UEFI</a> motherboards, <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a>
</td></tr><tr>
 <td rowspan="4"><b>Silvermont</b>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont</a>
 </td><th rowspan="2"><a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="2"><b>Haswell</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Fully_integrated_voltage_regulator" class="mw-redirect" title="Fully integrated voltage regulator">FIVR</a>, <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a> + <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM#DDR3L_and_DDR3U_extensions" title="DDR3 SDRAM">DDR3L</a>
</td></tr><tr>
 <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Airmont_(microarchitecture)" class="mw-redirect" title="Airmont (microarchitecture)">Airmont</a>
 </td><th rowspan="7"><a href="https://en.wikipedia.org/wiki/14_nanometer" title="14 nanometer">14 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="7"><b>Skylake</b>
 </td><td><a class="mw-selflink selflink">Skylake</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/DDR3_SDRAM#DDR3L_and_DDR3U_extensions" title="DDR3 SDRAM">DDR3L</a> + <a href="https://en.wikipedia.org/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>
</td></tr><tr>
 <td rowspan="5"><b>Goldmont</b>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> /<br><a href="https://en.wikipedia.org/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>, 8 cores (desktop)
</td></tr><tr>
 <td rowspan="3"><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Whiskey_Lake_(microarchitecture)" title="Whiskey Lake (microarchitecture)">Whiskey Lake</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td><i>Comet Lake</i>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;">10 cores (desktop)
</td></tr><tr>
 <td><i>Rocket Lake</i>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="4"><b>Tremont</b>
 </td><td rowspan="2"><i>Tremont</i>
 </td><th rowspan="4"><a href="https://en.wikipedia.org/wiki/10_nanometer" title="10 nanometer">10 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Cannon_Lake_(microarchitecture)" title="Cannon Lake (microarchitecture)">Cannon Lake</a>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><th><a href="https://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">SoC</a>
 </th><td colspan="2" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="3"><b>Ice Lake</b><br><b>(Sunny Cove)</b>
 </td><td><i><a href="https://en.wikipedia.org/wiki/Ice_Lake_(microarchitecture)" title="Ice Lake (microarchitecture)">Ice Lake</a><br>(Sunny Cove)</i>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><td><i>Lakefield</i>
 </td><td colspan="2" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="2"><i>Gracemont</i>
 </td><td><i><a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a><br>(Willow Cove?)</i>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><td style="background-color:white; border:none;">
 </td><td colspan="2" style="background-color:white; border:none;">
</td></tr><tr>
 <td><i>?<br>(Golden Cove)</i>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><td style="background-color:white; border:none;">
 </td><td colspan="2" style="background-color:white; border:none;">
</td></tr></tbody></table>
<ul style="text-align:left;">
 <li><s>Strike-through</s> indicates cancelled processors
 </li><li><b>Bold names</b> are the microarchitecture names
 </li><li><i>Italic names</i> are future processors
</li></ul></div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1264
Cached time: 20190710212701
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision]
CPU time usage: 1.480 seconds
Real time usage: 1.612 seconds
Preprocessor visited node count: 50967/1000000
Preprocessor generated node count: 0/1500000
Post‐expand include size: 442128/2097152 bytes
Template argument size: 68973/2097152 bytes
Highest expansion depth: 15/40
Expensive parser function count: 2/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 258816/5000000 bytes
Number of Wikibase entities loaded: 0/400
Lua time usage: 0.397/10.000 seconds
Lua memory usage: 5.55 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1133.735      1 -total
 41.68%  472.565      1 Template:Reflist
 35.40%  401.376     84 Template:Cpulist
 31.15%  353.162     84 Template:Cpulist/lake-e
 30.50%  345.818     79 Template:Cite_web
  8.27%   93.797      1 Template:Infobox_CPU
  7.50%   85.014      1 Template:Infobox
  7.19%   81.539    221 Template:Plainlist
  3.52%   39.869      7 Template:Navbox
  3.35%   37.930      1 Template:Dead_link
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:31555577-0!canonical and timestamp 20190710212700 and revision id 905709177
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;oldid=905709177">https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;oldid=905709177</a>"</div>
		
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="https://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="https://en.wikipedia.org/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Intel_microarchitectures" title="Category:Intel microarchitectures">Intel microarchitectures</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Transactional_memory" title="Category:Transactional memory">Transactional memory</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="https://en.wikipedia.org/wiki/Category:CS1_Japanese-language_sources_(ja)" title="Category:CS1 Japanese-language sources (ja)">CS1 Japanese-language sources (ja)</a></li><li><a href="https://en.wikipedia.org/wiki/Category:All_articles_with_dead_external_links" title="Category:All articles with dead external links">All articles with dead external links</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_dead_external_links_from_January_2018" title="Category:Articles with dead external links from January 2018">Articles with dead external links from January 2018</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Use_mdy_dates_from_January_2017" title="Category:Use mdy dates from January 2017">Use mdy dates from January 2017</a></li></ul></div></div>
		
		<div class="visualClear"></div>
		
	</div>
</div>

		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="https://en.wikipedia.org/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="https://en.wikipedia.org/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="https://en.wikipedia.org/w/index.php?title=Special:CreateAccount&amp;returnto=Skylake+%28microarchitecture%29" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="https://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Skylake+%28microarchitecture%29" title="You&#39;re encouraged to log in; however, it&#39;s not mandatory. [alt-shift-o]" accesskey="o">Log in</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="View the content page [alt-shift-c]" accesskey="c">Article</a></span></li><li id="ca-talk"><span><a href="https://en.wikipedia.org/wiki/Talk:Skylake_(microarchitecture)" rel="discussion" title="Discussion about the content page [alt-shift-t]" accesskey="t">Talk</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label">
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<ul class="menu">
													</ul>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)">Read</a></span></li><li id="ca-edit" class="collapsible"><span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e">Edit</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=history" title="Past revisions of this page [alt-shift-h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label" style="">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span></h3>
						<ul class="menu">
													</ul>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://en.wikipedia.org/w/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [alt-shift-f]" accesskey="f" id="searchInput" tabindex="1" autocomplete="off"><input type="hidden" value="Special:Search" name="title"><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton">							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="https://en.wikipedia.org/wiki/Main_Page" title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage-description"><a href="https://en.wikipedia.org/wiki/Main_Page" title="Visit the main page [alt-shift-z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="https://en.wikipedia.org/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="https://en.wikipedia.org/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="https://en.wikipedia.org/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="https://en.wikipedia.org/wiki/Special:Random" title="Load a random article [alt-shift-x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="https://shop.wikimedia.org/" title="Visit the Wikipedia store">Wikipedia store</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-interaction" aria-labelledby="p-interaction-label">
			<h3 id="p-interaction-label">Interaction</h3>
			<div class="body">
								<ul>
					<li id="n-help"><a href="https://en.wikipedia.org/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="https://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="https://en.wikipedia.org/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="https://en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Tools</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="https://en.wikipedia.org/wiki/Special:WhatLinksHere/Skylake_(microarchitecture)" title="List of all English Wikipedia pages containing links to this page [alt-shift-j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="https://en.wikipedia.org/wiki/Special:RecentChangesLinked/Skylake_(microarchitecture)" rel="nofollow" title="Recent changes in pages linked from this page [alt-shift-k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="https://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [alt-shift-u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="https://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [alt-shift-q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;oldid=905709177" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1058943" title="Link to connected data repository item [alt-shift-g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="https://en.wikipedia.org/w/index.php?title=Special:CiteThisPage&amp;page=Skylake_%28microarchitecture%29&amp;id=905709177" title="Information on how to cite this page">Cite this page</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-coll-print_export" aria-labelledby="p-coll-print_export-label">
			<h3 id="p-coll-print_export-label">Print/export</h3>
			<div class="body">
								<ul>
					<li id="coll-create_a_book"><a href="https://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Skylake+%28microarchitecture%29">Create a book</a></li><li id="coll-download-as-rl"><a href="https://en.wikipedia.org/w/index.php?title=Special:ElectronPdf&amp;page=Skylake+%28microarchitecture%29&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="https://en.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;printable=yes" title="Printable version of this page [alt-shift-p]" accesskey="p">Printable version</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-lang" aria-labelledby="p-lang-label"><button class="uls-settings-trigger" title="Language settings"></button>
			<h3 id="p-lang-label">Languages</h3>
			<div class="body">
								<ul>
					<li class="interlanguage-link interwiki-bs" style="display: none;"><a href="https://bs.wikipedia.org/wiki/Skylake_(mikroarhitektura)" title="Skylake (mikroarhitektura) – Bosnian" lang="bs" hreflang="bs" class="interlanguage-link-target">Bosanski</a></li><li class="interlanguage-link interwiki-cs" style="display: none;"><a href="https://cs.wikipedia.org/wiki/Skylake" title="Skylake – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-de" style=""><a href="https://de.wikipedia.org/wiki/Intel-Skylake-Mikroarchitektur" title="Intel-Skylake-Mikroarchitektur – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et" style="display: none;"><a href="https://et.wikipedia.org/wiki/Skylake" title="Skylake – Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-es" style=""><a href="https://es.wikipedia.org/wiki/Skylake_(microarquitectura)" title="Skylake (microarquitectura) – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fr" style=""><a href="https://fr.wikipedia.org/wiki/Skylake" title="Skylake – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ko" style="display: none;"><a href="https://ko.wikipedia.org/wiki/%EC%8A%A4%EC%B9%B4%EC%9D%B4%EB%A0%88%EC%9D%B4%ED%81%AC_(%EB%A7%88%EC%9D%B4%ED%81%AC%EB%A1%9C%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98)" title="스카이레이크 (마이크로아키텍처) – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-hy" style=""><a href="https://hy.wikipedia.org/wiki/Skylake_(%D5%B4%D5%AB%D5%AF%D6%80%D5%B8%D5%B3%D5%A1%D6%80%D5%BF%D5%A1%D6%80%D5%A1%D5%BA%D5%A5%D5%BF%D5%B8%D6%82%D5%A9%D5%B5%D5%B8%D6%82%D5%B6)" title="Skylake (միկրոճարտարապետություն) – Armenian" lang="hy" hreflang="hy" class="interlanguage-link-target">Հայերեն</a></li><li class="interlanguage-link interwiki-it" style="display: none;"><a href="https://it.wikipedia.org/wiki/Skylake" title="Skylake – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he" style="display: none;"><a href="https://he.wikipedia.org/wiki/%D7%A1%D7%A7%D7%99%D7%99%D7%9C%D7%99%D7%99%D7%A7" title="סקיילייק – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target">עברית</a></li><li class="interlanguage-link interwiki-ja" style=""><a href="https://ja.wikipedia.org/wiki/Skylake%E3%83%9E%E3%82%A4%E3%82%AF%E3%83%AD%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3" title="Skylakeマイクロアーキテクチャ – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no" style="display: none;"><a href="https://no.wikipedia.org/wiki/Skylake" title="Skylake – Norwegian" lang="no" hreflang="no" class="interlanguage-link-target">Norsk</a></li><li class="interlanguage-link interwiki-pl" style="display: none;"><a href="https://pl.wikipedia.org/wiki/Skylake" title="Skylake – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt" style=""><a href="https://pt.wikipedia.org/wiki/Skylake_(microarquitetura)" title="Skylake (microarquitetura) – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ru" style=""><a href="https://ru.wikipedia.org/wiki/Skylake" title="Skylake – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-sk" style="display: none;"><a href="https://sk.wikipedia.org/wiki/Skylake" title="Skylake – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-fi" style=""><a href="https://fi.wikipedia.org/wiki/Skylake" title="Skylake – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-uk" style="display: none;"><a href="https://uk.wikipedia.org/wiki/Skylake" title="Skylake – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-zh" style=""><a href="https://zh.wikipedia.org/wiki/Skylake%E5%BE%AE%E6%9E%B6%E6%A7%8B" title="Skylake微架構 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li>				<button class="mw-interlanguage-selector mw-ui-button" title="All languages (initial selection from common choices by you and others)">10 more</button></ul>
				<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1058943#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 10 July 2019, at 21:26<span class="anonymous-show">&nbsp;(UTC)</span>.</li>
								<li id="footer-info-copyright">Text is available under the <a rel="license" href="https://en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="https://creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="https://foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="https://foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="https://www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
								<li id="footer-places-disclaimer"><a href="https://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-contact"><a href="https://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
								<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
								<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
								<li id="footer-places-mobileview"><a href="https://en.m.wikipedia.org/w/index.php?title=Skylake_(microarchitecture)&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
							<li style="display: none;"><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)#">Enable previews</a></li></ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="https://wikimediafoundation.org/"><img src="./skylake_files/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"></a>					</li>
										<li id="footer-poweredbyico">
						<a href="https://www.mediawiki.org/"><img src="./skylake_files/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.480","walltime":"1.612","ppvisitednodes":{"value":50967,"limit":1000000},"ppgeneratednodes":{"value":0,"limit":1500000},"postexpandincludesize":{"value":442128,"limit":2097152},"templateargumentsize":{"value":68973,"limit":2097152},"expansiondepth":{"value":15,"limit":40},"expensivefunctioncount":{"value":2,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":258816,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00% 1133.735      1 -total"," 41.68%  472.565      1 Template:Reflist"," 35.40%  401.376     84 Template:Cpulist"," 31.15%  353.162     84 Template:Cpulist/lake-e"," 30.50%  345.818     79 Template:Cite_web","  8.27%   93.797      1 Template:Infobox_CPU","  7.50%   85.014      1 Template:Infobox","  7.19%   81.539    221 Template:Plainlist","  3.52%   39.869      7 Template:Navbox","  3.35%   37.930      1 Template:Dead_link"]},"scribunto":{"limitreport-timeusage":{"value":"0.397","limit":"10.000"},"limitreport-memusage":{"value":5824411,"limit":52428800}},"cachereport":{"origin":"mw1264","timestamp":"20190710212701","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Skylake (microarchitecture)","url":"https:\/\/en.wikipedia.org\/wiki\/Skylake_(microarchitecture)","sameAs":"http:\/\/www.wikidata.org\/entity\/Q1058943","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q1058943","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2011-04-21T10:30:56Z","dateModified":"2019-07-10T21:26:40Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/1\/13\/Intel_CPU_Core_i7_6700K_Skylake_perspective.jpg","headline":"Intel processor microarchitecture"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":129,"wgHostname":"mw1256"});});</script>


<div class="suggestions" style="display: none; font-size: 13px;"><div class="suggestions-results"></div><div class="suggestions-special"></div></div><a accesskey="v" href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)?action=edit" class="oo-ui-element-hidden"></a><div id="mwe-popups-svg"><svg xmlns="http://www.w3.org/2000/svg" width="0" height="0"><defs><clippath id="mwe-popups-mask"><path d="M0 8h10l8-8 8 8h974v992H0z"></path></clippath><clippath id="mwe-popups-mask-flip"><path d="M0 8h294l8-8 8 8h690v992H0z"></path></clippath><clippath id="mwe-popups-landscape-mask"><path d="M0 8h174l8-8 8 8h810v992H0z"></path></clippath><clippath id="mwe-popups-landscape-mask-flip"><path d="M0 0h1000v242H190l-8 8-8-8H0z"></path></clippath></defs></svg></div></body></html>