

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Wed Mar 27 16:37:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_fu_115   |equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop   |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_fu_121  |equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop  |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_fu_127  |equalizer_Pipeline_Highpass_Shift_Accumulate_Loop  |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|    -|      51|    156|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|      56|    194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+
    |grp_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_fu_121  |equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop  |        1|   0|  17|  52|    0|
    |grp_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_fu_127  |equalizer_Pipeline_Highpass_Shift_Accumulate_Loop  |        1|   0|  17|  52|    0|
    |grp_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_fu_115   |equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop   |        1|   0|  17|  52|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+
    |Total                                                         |                                                   |        3|   0|  51| 156|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |SIGNAL_IN_TDATA_blk_n   |   9|          2|    1|          2|
    |SIGNAL_OUT_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm               |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  32|          7|    3|          7|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                   | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                  |  2|   0|    2|          0|
    |grp_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_fu_121_ap_start_reg  |  1|   0|    1|          0|
    |grp_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_fu_127_ap_start_reg  |  1|   0|    1|          0|
    |grp_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_fu_115_ap_start_reg   |  1|   0|    1|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                      |  5|   0|    5|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|SIGNAL_IN_TDATA          |   in|   32|        axis|   SIGNAL_IN_V_data_V|       pointer|
|SIGNAL_IN_TVALID         |   in|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TREADY         |  out|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TDEST          |   in|    6|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TKEEP          |   in|    4|        axis|   SIGNAL_IN_V_keep_V|       pointer|
|SIGNAL_IN_TSTRB          |   in|    4|        axis|   SIGNAL_IN_V_strb_V|       pointer|
|SIGNAL_IN_TUSER          |   in|    2|        axis|   SIGNAL_IN_V_user_V|       pointer|
|SIGNAL_IN_TLAST          |   in|    1|        axis|   SIGNAL_IN_V_last_V|       pointer|
|SIGNAL_IN_TID            |   in|    5|        axis|     SIGNAL_IN_V_id_V|       pointer|
|SIGNAL_OUT_TDATA         |  out|   32|        axis|  SIGNAL_OUT_V_data_V|       pointer|
|SIGNAL_OUT_TVALID        |  out|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TREADY        |   in|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TDEST         |  out|    6|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TKEEP         |  out|    4|        axis|  SIGNAL_OUT_V_keep_V|       pointer|
|SIGNAL_OUT_TSTRB         |  out|    4|        axis|  SIGNAL_OUT_V_strb_V|       pointer|
|SIGNAL_OUT_TUSER         |  out|    2|        axis|  SIGNAL_OUT_V_user_V|       pointer|
|SIGNAL_OUT_TLAST         |  out|    1|        axis|  SIGNAL_OUT_V_last_V|       pointer|
|SIGNAL_OUT_TID           |  out|    5|        axis|    SIGNAL_OUT_V_id_V|       pointer|
|lowpass_coefs_address0   |  out|    6|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_ce0        |  out|    1|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_we0        |  out|    1|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_d0         |  out|   32|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_q0         |   in|   32|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_address1   |  out|    6|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_ce1        |  out|    1|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_we1        |  out|    1|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_d1         |  out|   32|   ap_memory|        lowpass_coefs|         array|
|lowpass_coefs_q1         |   in|   32|   ap_memory|        lowpass_coefs|         array|
|bandpass_coefs_address0  |  out|    6|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_ce0       |  out|    1|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_we0       |  out|    1|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_d0        |  out|   32|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_q0        |   in|   32|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_address1  |  out|    6|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_ce1       |  out|    1|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_we1       |  out|    1|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_d1        |  out|   32|   ap_memory|       bandpass_coefs|         array|
|bandpass_coefs_q1        |   in|   32|   ap_memory|       bandpass_coefs|         array|
|highpass_coefs_address0  |  out|    6|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_ce0       |  out|    1|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_we0       |  out|    1|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_d0        |  out|   32|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_q0        |   in|   32|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_address1  |  out|    6|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_ce1       |  out|    1|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_we1       |  out|    1|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_d1        |  out|   32|   ap_memory|       highpass_coefs|         array|
|highpass_coefs_q1        |   in|   32|   ap_memory|       highpass_coefs|         array|
+-------------------------+-----+-----+------------+---------------------+--------------+

