#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a14100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a117b0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1a12430 .functor NOT 1, L_0x1a8d120, C4<0>, C4<0>, C4<0>;
L_0x1a2cc30 .functor XOR 8, L_0x1a8ccb0, L_0x1a8ce70, C4<00000000>, C4<00000000>;
L_0x1a64b10 .functor XOR 8, L_0x1a2cc30, L_0x1a8cfb0, C4<00000000>, C4<00000000>;
v0x1a8a890_0 .net *"_ivl_10", 7 0, L_0x1a8cfb0;  1 drivers
v0x1a8a990_0 .net *"_ivl_12", 7 0, L_0x1a64b10;  1 drivers
v0x1a8aa70_0 .net *"_ivl_2", 7 0, L_0x1a8cc10;  1 drivers
v0x1a8ab30_0 .net *"_ivl_4", 7 0, L_0x1a8ccb0;  1 drivers
v0x1a8ac10_0 .net *"_ivl_6", 7 0, L_0x1a8ce70;  1 drivers
v0x1a8ad40_0 .net *"_ivl_8", 7 0, L_0x1a2cc30;  1 drivers
v0x1a8ae20_0 .net "areset", 0 0, L_0x1a12840;  1 drivers
v0x1a8aec0_0 .var "clk", 0 0;
v0x1a8af60_0 .net "predict_history_dut", 6 0, v0x1a89c70_0;  1 drivers
v0x1a8b0b0_0 .net "predict_history_ref", 6 0, L_0x1a8ca80;  1 drivers
v0x1a8b150_0 .net "predict_pc", 6 0, L_0x1a8bd10;  1 drivers
v0x1a8b1f0_0 .net "predict_taken_dut", 0 0, v0x1a89e60_0;  1 drivers
v0x1a8b290_0 .net "predict_taken_ref", 0 0, L_0x1a8c8c0;  1 drivers
v0x1a8b330_0 .net "predict_valid", 0 0, v0x1a86780_0;  1 drivers
v0x1a8b3d0_0 .var/2u "stats1", 223 0;
v0x1a8b470_0 .var/2u "strobe", 0 0;
v0x1a8b530_0 .net "tb_match", 0 0, L_0x1a8d120;  1 drivers
v0x1a8b6e0_0 .net "tb_mismatch", 0 0, L_0x1a12430;  1 drivers
v0x1a8b780_0 .net "train_history", 6 0, L_0x1a8c2c0;  1 drivers
v0x1a8b840_0 .net "train_mispredicted", 0 0, L_0x1a8c160;  1 drivers
v0x1a8b8e0_0 .net "train_pc", 6 0, L_0x1a8c450;  1 drivers
v0x1a8b9a0_0 .net "train_taken", 0 0, L_0x1a8bf40;  1 drivers
v0x1a8ba40_0 .net "train_valid", 0 0, v0x1a87100_0;  1 drivers
v0x1a8bae0_0 .net "wavedrom_enable", 0 0, v0x1a871d0_0;  1 drivers
v0x1a8bb80_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1a87270_0;  1 drivers
v0x1a8bc20_0 .net "wavedrom_title", 511 0, v0x1a87350_0;  1 drivers
L_0x1a8cc10 .concat [ 7 1 0 0], L_0x1a8ca80, L_0x1a8c8c0;
L_0x1a8ccb0 .concat [ 7 1 0 0], L_0x1a8ca80, L_0x1a8c8c0;
L_0x1a8ce70 .concat [ 7 1 0 0], v0x1a89c70_0, v0x1a89e60_0;
L_0x1a8cfb0 .concat [ 7 1 0 0], L_0x1a8ca80, L_0x1a8c8c0;
L_0x1a8d120 .cmp/eeq 8, L_0x1a8cc10, L_0x1a64b10;
S_0x1a16170 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1a117b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1a637b0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1a637f0 .param/l "LT" 0 3 22, C4<10>;
P_0x1a63830 .param/l "SNT" 0 3 22, C4<00>;
P_0x1a63870 .param/l "ST" 0 3 22, C4<11>;
P_0x1a638b0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1a12d20 .functor XOR 7, v0x1a84920_0, L_0x1a8bd10, C4<0000000>, C4<0000000>;
L_0x1a3dec0 .functor XOR 7, L_0x1a8c2c0, L_0x1a8c450, C4<0000000>, C4<0000000>;
v0x1a519b0_0 .net *"_ivl_11", 0 0, L_0x1a8c7d0;  1 drivers
L_0x7f7b2b36e1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a51c80_0 .net *"_ivl_12", 0 0, L_0x7f7b2b36e1c8;  1 drivers
L_0x7f7b2b36e210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1a124a0_0 .net *"_ivl_16", 6 0, L_0x7f7b2b36e210;  1 drivers
v0x1a126e0_0 .net *"_ivl_4", 1 0, L_0x1a8c5e0;  1 drivers
v0x1a128b0_0 .net *"_ivl_6", 8 0, L_0x1a8c6e0;  1 drivers
L_0x7f7b2b36e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a12e10_0 .net *"_ivl_9", 1 0, L_0x7f7b2b36e180;  1 drivers
v0x1a84600_0 .net "areset", 0 0, L_0x1a12840;  alias, 1 drivers
v0x1a846c0_0 .net "clk", 0 0, v0x1a8aec0_0;  1 drivers
v0x1a84780 .array "pht", 0 127, 1 0;
v0x1a84840_0 .net "predict_history", 6 0, L_0x1a8ca80;  alias, 1 drivers
v0x1a84920_0 .var "predict_history_r", 6 0;
v0x1a84a00_0 .net "predict_index", 6 0, L_0x1a12d20;  1 drivers
v0x1a84ae0_0 .net "predict_pc", 6 0, L_0x1a8bd10;  alias, 1 drivers
v0x1a84bc0_0 .net "predict_taken", 0 0, L_0x1a8c8c0;  alias, 1 drivers
v0x1a84c80_0 .net "predict_valid", 0 0, v0x1a86780_0;  alias, 1 drivers
v0x1a84d40_0 .net "train_history", 6 0, L_0x1a8c2c0;  alias, 1 drivers
v0x1a84e20_0 .net "train_index", 6 0, L_0x1a3dec0;  1 drivers
v0x1a84f00_0 .net "train_mispredicted", 0 0, L_0x1a8c160;  alias, 1 drivers
v0x1a84fc0_0 .net "train_pc", 6 0, L_0x1a8c450;  alias, 1 drivers
v0x1a850a0_0 .net "train_taken", 0 0, L_0x1a8bf40;  alias, 1 drivers
v0x1a85160_0 .net "train_valid", 0 0, v0x1a87100_0;  alias, 1 drivers
E_0x1a238b0 .event posedge, v0x1a84600_0, v0x1a846c0_0;
L_0x1a8c5e0 .array/port v0x1a84780, L_0x1a8c6e0;
L_0x1a8c6e0 .concat [ 7 2 0 0], L_0x1a12d20, L_0x7f7b2b36e180;
L_0x1a8c7d0 .part L_0x1a8c5e0, 1, 1;
L_0x1a8c8c0 .functor MUXZ 1, L_0x7f7b2b36e1c8, L_0x1a8c7d0, v0x1a86780_0, C4<>;
L_0x1a8ca80 .functor MUXZ 7, L_0x7f7b2b36e210, v0x1a84920_0, v0x1a86780_0, C4<>;
S_0x1a3d1f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1a16170;
 .timescale -12 -12;
v0x1a51590_0 .var/i "i", 31 0;
S_0x1a85380 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1a117b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1a85530 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1a12840 .functor BUFZ 1, v0x1a86850_0, C4<0>, C4<0>, C4<0>;
L_0x7f7b2b36e0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a86010_0 .net *"_ivl_10", 0 0, L_0x7f7b2b36e0a8;  1 drivers
L_0x7f7b2b36e0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1a860f0_0 .net *"_ivl_14", 6 0, L_0x7f7b2b36e0f0;  1 drivers
L_0x7f7b2b36e138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1a861d0_0 .net *"_ivl_18", 6 0, L_0x7f7b2b36e138;  1 drivers
L_0x7f7b2b36e018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1a86290_0 .net *"_ivl_2", 6 0, L_0x7f7b2b36e018;  1 drivers
L_0x7f7b2b36e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a86370_0 .net *"_ivl_6", 0 0, L_0x7f7b2b36e060;  1 drivers
v0x1a864a0_0 .net "areset", 0 0, L_0x1a12840;  alias, 1 drivers
v0x1a86540_0 .net "clk", 0 0, v0x1a8aec0_0;  alias, 1 drivers
v0x1a86610_0 .net "predict_pc", 6 0, L_0x1a8bd10;  alias, 1 drivers
v0x1a866e0_0 .var "predict_pc_r", 6 0;
v0x1a86780_0 .var "predict_valid", 0 0;
v0x1a86850_0 .var "reset", 0 0;
v0x1a868f0_0 .net "tb_match", 0 0, L_0x1a8d120;  alias, 1 drivers
v0x1a869b0_0 .net "train_history", 6 0, L_0x1a8c2c0;  alias, 1 drivers
v0x1a86aa0_0 .var "train_history_r", 6 0;
v0x1a86b60_0 .net "train_mispredicted", 0 0, L_0x1a8c160;  alias, 1 drivers
v0x1a86c30_0 .var "train_mispredicted_r", 0 0;
v0x1a86cd0_0 .net "train_pc", 6 0, L_0x1a8c450;  alias, 1 drivers
v0x1a86ed0_0 .var "train_pc_r", 6 0;
v0x1a86f90_0 .net "train_taken", 0 0, L_0x1a8bf40;  alias, 1 drivers
v0x1a87060_0 .var "train_taken_r", 0 0;
v0x1a87100_0 .var "train_valid", 0 0;
v0x1a871d0_0 .var "wavedrom_enable", 0 0;
v0x1a87270_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1a87350_0 .var "wavedrom_title", 511 0;
E_0x1a22d50/0 .event negedge, v0x1a846c0_0;
E_0x1a22d50/1 .event posedge, v0x1a846c0_0;
E_0x1a22d50 .event/or E_0x1a22d50/0, E_0x1a22d50/1;
L_0x1a8bd10 .functor MUXZ 7, L_0x7f7b2b36e018, v0x1a866e0_0, v0x1a86780_0, C4<>;
L_0x1a8bf40 .functor MUXZ 1, L_0x7f7b2b36e060, v0x1a87060_0, v0x1a87100_0, C4<>;
L_0x1a8c160 .functor MUXZ 1, L_0x7f7b2b36e0a8, v0x1a86c30_0, v0x1a87100_0, C4<>;
L_0x1a8c2c0 .functor MUXZ 7, L_0x7f7b2b36e0f0, v0x1a86aa0_0, v0x1a87100_0, C4<>;
L_0x1a8c450 .functor MUXZ 7, L_0x7f7b2b36e138, v0x1a86ed0_0, v0x1a87100_0, C4<>;
S_0x1a855f0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1a85380;
 .timescale -12 -12;
v0x1a85850_0 .var/2u "arfail", 0 0;
v0x1a85930_0 .var "async", 0 0;
v0x1a859f0_0 .var/2u "datafail", 0 0;
v0x1a85a90_0 .var/2u "srfail", 0 0;
E_0x1a22b00 .event posedge, v0x1a846c0_0;
E_0x1a039f0 .event negedge, v0x1a846c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1a22b00;
    %wait E_0x1a22b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a86850_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a22b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1a039f0;
    %load/vec4 v0x1a868f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a859f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86850_0, 0;
    %wait E_0x1a22b00;
    %load/vec4 v0x1a868f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a85850_0, 0, 1;
    %wait E_0x1a22b00;
    %load/vec4 v0x1a868f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a85a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a86850_0, 0;
    %load/vec4 v0x1a85a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1a85850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1a85930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1a859f0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1a85930_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1a85b50 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1a85380;
 .timescale -12 -12;
v0x1a85d50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a85e30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1a85380;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a875d0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1a117b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x1a887c0_0 .net "areset", 0 0, L_0x1a12840;  alias, 1 drivers
v0x1a888d0_0 .net "clk", 0 0, v0x1a8aec0_0;  alias, 1 drivers
v0x1a889e0_0 .var "global_history", 6 0;
v0x1a88a80_0 .var/i "i", 31 0;
v0x1a88b60 .array "pht", 0 127, 1 0;
v0x1a89c70_0 .var "predict_history", 6 0;
v0x1a89d50_0 .net "predict_pc", 6 0, L_0x1a8bd10;  alias, 1 drivers
v0x1a89e60_0 .var "predict_taken", 0 0;
v0x1a89f20_0 .net "predict_valid", 0 0, v0x1a86780_0;  alias, 1 drivers
v0x1a89fc0_0 .net "train_history", 6 0, L_0x1a8c2c0;  alias, 1 drivers
v0x1a8a0d0_0 .net "train_mispredicted", 0 0, L_0x1a8c160;  alias, 1 drivers
v0x1a8a1c0_0 .net "train_pc", 6 0, L_0x1a8c450;  alias, 1 drivers
v0x1a8a2d0_0 .net "train_taken", 0 0, L_0x1a8bf40;  alias, 1 drivers
v0x1a8a3c0_0 .net "train_valid", 0 0, v0x1a87100_0;  alias, 1 drivers
v0x1a88b60_0 .array/port v0x1a88b60, 0;
v0x1a88b60_1 .array/port v0x1a88b60, 1;
E_0x1a69d00/0 .event anyedge, v0x1a84c80_0, v0x1a88220_0, v0x1a88b60_0, v0x1a88b60_1;
v0x1a88b60_2 .array/port v0x1a88b60, 2;
v0x1a88b60_3 .array/port v0x1a88b60, 3;
v0x1a88b60_4 .array/port v0x1a88b60, 4;
v0x1a88b60_5 .array/port v0x1a88b60, 5;
E_0x1a69d00/1 .event anyedge, v0x1a88b60_2, v0x1a88b60_3, v0x1a88b60_4, v0x1a88b60_5;
v0x1a88b60_6 .array/port v0x1a88b60, 6;
v0x1a88b60_7 .array/port v0x1a88b60, 7;
v0x1a88b60_8 .array/port v0x1a88b60, 8;
v0x1a88b60_9 .array/port v0x1a88b60, 9;
E_0x1a69d00/2 .event anyedge, v0x1a88b60_6, v0x1a88b60_7, v0x1a88b60_8, v0x1a88b60_9;
v0x1a88b60_10 .array/port v0x1a88b60, 10;
v0x1a88b60_11 .array/port v0x1a88b60, 11;
v0x1a88b60_12 .array/port v0x1a88b60, 12;
v0x1a88b60_13 .array/port v0x1a88b60, 13;
E_0x1a69d00/3 .event anyedge, v0x1a88b60_10, v0x1a88b60_11, v0x1a88b60_12, v0x1a88b60_13;
v0x1a88b60_14 .array/port v0x1a88b60, 14;
v0x1a88b60_15 .array/port v0x1a88b60, 15;
v0x1a88b60_16 .array/port v0x1a88b60, 16;
v0x1a88b60_17 .array/port v0x1a88b60, 17;
E_0x1a69d00/4 .event anyedge, v0x1a88b60_14, v0x1a88b60_15, v0x1a88b60_16, v0x1a88b60_17;
v0x1a88b60_18 .array/port v0x1a88b60, 18;
v0x1a88b60_19 .array/port v0x1a88b60, 19;
v0x1a88b60_20 .array/port v0x1a88b60, 20;
v0x1a88b60_21 .array/port v0x1a88b60, 21;
E_0x1a69d00/5 .event anyedge, v0x1a88b60_18, v0x1a88b60_19, v0x1a88b60_20, v0x1a88b60_21;
v0x1a88b60_22 .array/port v0x1a88b60, 22;
v0x1a88b60_23 .array/port v0x1a88b60, 23;
v0x1a88b60_24 .array/port v0x1a88b60, 24;
v0x1a88b60_25 .array/port v0x1a88b60, 25;
E_0x1a69d00/6 .event anyedge, v0x1a88b60_22, v0x1a88b60_23, v0x1a88b60_24, v0x1a88b60_25;
v0x1a88b60_26 .array/port v0x1a88b60, 26;
v0x1a88b60_27 .array/port v0x1a88b60, 27;
v0x1a88b60_28 .array/port v0x1a88b60, 28;
v0x1a88b60_29 .array/port v0x1a88b60, 29;
E_0x1a69d00/7 .event anyedge, v0x1a88b60_26, v0x1a88b60_27, v0x1a88b60_28, v0x1a88b60_29;
v0x1a88b60_30 .array/port v0x1a88b60, 30;
v0x1a88b60_31 .array/port v0x1a88b60, 31;
v0x1a88b60_32 .array/port v0x1a88b60, 32;
v0x1a88b60_33 .array/port v0x1a88b60, 33;
E_0x1a69d00/8 .event anyedge, v0x1a88b60_30, v0x1a88b60_31, v0x1a88b60_32, v0x1a88b60_33;
v0x1a88b60_34 .array/port v0x1a88b60, 34;
v0x1a88b60_35 .array/port v0x1a88b60, 35;
v0x1a88b60_36 .array/port v0x1a88b60, 36;
v0x1a88b60_37 .array/port v0x1a88b60, 37;
E_0x1a69d00/9 .event anyedge, v0x1a88b60_34, v0x1a88b60_35, v0x1a88b60_36, v0x1a88b60_37;
v0x1a88b60_38 .array/port v0x1a88b60, 38;
v0x1a88b60_39 .array/port v0x1a88b60, 39;
v0x1a88b60_40 .array/port v0x1a88b60, 40;
v0x1a88b60_41 .array/port v0x1a88b60, 41;
E_0x1a69d00/10 .event anyedge, v0x1a88b60_38, v0x1a88b60_39, v0x1a88b60_40, v0x1a88b60_41;
v0x1a88b60_42 .array/port v0x1a88b60, 42;
v0x1a88b60_43 .array/port v0x1a88b60, 43;
v0x1a88b60_44 .array/port v0x1a88b60, 44;
v0x1a88b60_45 .array/port v0x1a88b60, 45;
E_0x1a69d00/11 .event anyedge, v0x1a88b60_42, v0x1a88b60_43, v0x1a88b60_44, v0x1a88b60_45;
v0x1a88b60_46 .array/port v0x1a88b60, 46;
v0x1a88b60_47 .array/port v0x1a88b60, 47;
v0x1a88b60_48 .array/port v0x1a88b60, 48;
v0x1a88b60_49 .array/port v0x1a88b60, 49;
E_0x1a69d00/12 .event anyedge, v0x1a88b60_46, v0x1a88b60_47, v0x1a88b60_48, v0x1a88b60_49;
v0x1a88b60_50 .array/port v0x1a88b60, 50;
v0x1a88b60_51 .array/port v0x1a88b60, 51;
v0x1a88b60_52 .array/port v0x1a88b60, 52;
v0x1a88b60_53 .array/port v0x1a88b60, 53;
E_0x1a69d00/13 .event anyedge, v0x1a88b60_50, v0x1a88b60_51, v0x1a88b60_52, v0x1a88b60_53;
v0x1a88b60_54 .array/port v0x1a88b60, 54;
v0x1a88b60_55 .array/port v0x1a88b60, 55;
v0x1a88b60_56 .array/port v0x1a88b60, 56;
v0x1a88b60_57 .array/port v0x1a88b60, 57;
E_0x1a69d00/14 .event anyedge, v0x1a88b60_54, v0x1a88b60_55, v0x1a88b60_56, v0x1a88b60_57;
v0x1a88b60_58 .array/port v0x1a88b60, 58;
v0x1a88b60_59 .array/port v0x1a88b60, 59;
v0x1a88b60_60 .array/port v0x1a88b60, 60;
v0x1a88b60_61 .array/port v0x1a88b60, 61;
E_0x1a69d00/15 .event anyedge, v0x1a88b60_58, v0x1a88b60_59, v0x1a88b60_60, v0x1a88b60_61;
v0x1a88b60_62 .array/port v0x1a88b60, 62;
v0x1a88b60_63 .array/port v0x1a88b60, 63;
v0x1a88b60_64 .array/port v0x1a88b60, 64;
v0x1a88b60_65 .array/port v0x1a88b60, 65;
E_0x1a69d00/16 .event anyedge, v0x1a88b60_62, v0x1a88b60_63, v0x1a88b60_64, v0x1a88b60_65;
v0x1a88b60_66 .array/port v0x1a88b60, 66;
v0x1a88b60_67 .array/port v0x1a88b60, 67;
v0x1a88b60_68 .array/port v0x1a88b60, 68;
v0x1a88b60_69 .array/port v0x1a88b60, 69;
E_0x1a69d00/17 .event anyedge, v0x1a88b60_66, v0x1a88b60_67, v0x1a88b60_68, v0x1a88b60_69;
v0x1a88b60_70 .array/port v0x1a88b60, 70;
v0x1a88b60_71 .array/port v0x1a88b60, 71;
v0x1a88b60_72 .array/port v0x1a88b60, 72;
v0x1a88b60_73 .array/port v0x1a88b60, 73;
E_0x1a69d00/18 .event anyedge, v0x1a88b60_70, v0x1a88b60_71, v0x1a88b60_72, v0x1a88b60_73;
v0x1a88b60_74 .array/port v0x1a88b60, 74;
v0x1a88b60_75 .array/port v0x1a88b60, 75;
v0x1a88b60_76 .array/port v0x1a88b60, 76;
v0x1a88b60_77 .array/port v0x1a88b60, 77;
E_0x1a69d00/19 .event anyedge, v0x1a88b60_74, v0x1a88b60_75, v0x1a88b60_76, v0x1a88b60_77;
v0x1a88b60_78 .array/port v0x1a88b60, 78;
v0x1a88b60_79 .array/port v0x1a88b60, 79;
v0x1a88b60_80 .array/port v0x1a88b60, 80;
v0x1a88b60_81 .array/port v0x1a88b60, 81;
E_0x1a69d00/20 .event anyedge, v0x1a88b60_78, v0x1a88b60_79, v0x1a88b60_80, v0x1a88b60_81;
v0x1a88b60_82 .array/port v0x1a88b60, 82;
v0x1a88b60_83 .array/port v0x1a88b60, 83;
v0x1a88b60_84 .array/port v0x1a88b60, 84;
v0x1a88b60_85 .array/port v0x1a88b60, 85;
E_0x1a69d00/21 .event anyedge, v0x1a88b60_82, v0x1a88b60_83, v0x1a88b60_84, v0x1a88b60_85;
v0x1a88b60_86 .array/port v0x1a88b60, 86;
v0x1a88b60_87 .array/port v0x1a88b60, 87;
v0x1a88b60_88 .array/port v0x1a88b60, 88;
v0x1a88b60_89 .array/port v0x1a88b60, 89;
E_0x1a69d00/22 .event anyedge, v0x1a88b60_86, v0x1a88b60_87, v0x1a88b60_88, v0x1a88b60_89;
v0x1a88b60_90 .array/port v0x1a88b60, 90;
v0x1a88b60_91 .array/port v0x1a88b60, 91;
v0x1a88b60_92 .array/port v0x1a88b60, 92;
v0x1a88b60_93 .array/port v0x1a88b60, 93;
E_0x1a69d00/23 .event anyedge, v0x1a88b60_90, v0x1a88b60_91, v0x1a88b60_92, v0x1a88b60_93;
v0x1a88b60_94 .array/port v0x1a88b60, 94;
v0x1a88b60_95 .array/port v0x1a88b60, 95;
v0x1a88b60_96 .array/port v0x1a88b60, 96;
v0x1a88b60_97 .array/port v0x1a88b60, 97;
E_0x1a69d00/24 .event anyedge, v0x1a88b60_94, v0x1a88b60_95, v0x1a88b60_96, v0x1a88b60_97;
v0x1a88b60_98 .array/port v0x1a88b60, 98;
v0x1a88b60_99 .array/port v0x1a88b60, 99;
v0x1a88b60_100 .array/port v0x1a88b60, 100;
v0x1a88b60_101 .array/port v0x1a88b60, 101;
E_0x1a69d00/25 .event anyedge, v0x1a88b60_98, v0x1a88b60_99, v0x1a88b60_100, v0x1a88b60_101;
v0x1a88b60_102 .array/port v0x1a88b60, 102;
v0x1a88b60_103 .array/port v0x1a88b60, 103;
v0x1a88b60_104 .array/port v0x1a88b60, 104;
v0x1a88b60_105 .array/port v0x1a88b60, 105;
E_0x1a69d00/26 .event anyedge, v0x1a88b60_102, v0x1a88b60_103, v0x1a88b60_104, v0x1a88b60_105;
v0x1a88b60_106 .array/port v0x1a88b60, 106;
v0x1a88b60_107 .array/port v0x1a88b60, 107;
v0x1a88b60_108 .array/port v0x1a88b60, 108;
v0x1a88b60_109 .array/port v0x1a88b60, 109;
E_0x1a69d00/27 .event anyedge, v0x1a88b60_106, v0x1a88b60_107, v0x1a88b60_108, v0x1a88b60_109;
v0x1a88b60_110 .array/port v0x1a88b60, 110;
v0x1a88b60_111 .array/port v0x1a88b60, 111;
v0x1a88b60_112 .array/port v0x1a88b60, 112;
v0x1a88b60_113 .array/port v0x1a88b60, 113;
E_0x1a69d00/28 .event anyedge, v0x1a88b60_110, v0x1a88b60_111, v0x1a88b60_112, v0x1a88b60_113;
v0x1a88b60_114 .array/port v0x1a88b60, 114;
v0x1a88b60_115 .array/port v0x1a88b60, 115;
v0x1a88b60_116 .array/port v0x1a88b60, 116;
v0x1a88b60_117 .array/port v0x1a88b60, 117;
E_0x1a69d00/29 .event anyedge, v0x1a88b60_114, v0x1a88b60_115, v0x1a88b60_116, v0x1a88b60_117;
v0x1a88b60_118 .array/port v0x1a88b60, 118;
v0x1a88b60_119 .array/port v0x1a88b60, 119;
v0x1a88b60_120 .array/port v0x1a88b60, 120;
v0x1a88b60_121 .array/port v0x1a88b60, 121;
E_0x1a69d00/30 .event anyedge, v0x1a88b60_118, v0x1a88b60_119, v0x1a88b60_120, v0x1a88b60_121;
v0x1a88b60_122 .array/port v0x1a88b60, 122;
v0x1a88b60_123 .array/port v0x1a88b60, 123;
v0x1a88b60_124 .array/port v0x1a88b60, 124;
v0x1a88b60_125 .array/port v0x1a88b60, 125;
E_0x1a69d00/31 .event anyedge, v0x1a88b60_122, v0x1a88b60_123, v0x1a88b60_124, v0x1a88b60_125;
v0x1a88b60_126 .array/port v0x1a88b60, 126;
v0x1a88b60_127 .array/port v0x1a88b60, 127;
E_0x1a69d00/32 .event anyedge, v0x1a88b60_126, v0x1a88b60_127, v0x1a889e0_0;
E_0x1a69d00 .event/or E_0x1a69d00/0, E_0x1a69d00/1, E_0x1a69d00/2, E_0x1a69d00/3, E_0x1a69d00/4, E_0x1a69d00/5, E_0x1a69d00/6, E_0x1a69d00/7, E_0x1a69d00/8, E_0x1a69d00/9, E_0x1a69d00/10, E_0x1a69d00/11, E_0x1a69d00/12, E_0x1a69d00/13, E_0x1a69d00/14, E_0x1a69d00/15, E_0x1a69d00/16, E_0x1a69d00/17, E_0x1a69d00/18, E_0x1a69d00/19, E_0x1a69d00/20, E_0x1a69d00/21, E_0x1a69d00/22, E_0x1a69d00/23, E_0x1a69d00/24, E_0x1a69d00/25, E_0x1a69d00/26, E_0x1a69d00/27, E_0x1a69d00/28, E_0x1a69d00/29, E_0x1a69d00/30, E_0x1a69d00/31, E_0x1a69d00/32;
S_0x1a87d20 .scope begin, "$unm_blk_10" "$unm_blk_10" 4 60, 4 60 0, S_0x1a875d0;
 .timescale 0 0;
v0x1a87f20_0 .var/i "index", 31 0;
S_0x1a88020 .scope begin, "$unm_blk_4" "$unm_blk_4" 4 39, 4 39 0, S_0x1a875d0;
 .timescale 0 0;
v0x1a88220_0 .var/i "index", 31 0;
S_0x1a88300 .scope function.vec4.s7, "hash_pc_history" "hash_pc_history" 4 24, 4 24 0, S_0x1a875d0;
 .timescale 0 0;
; Variable hash_pc_history is vec4 return value of scope S_0x1a88300
v0x1a885f0_0 .var "history", 6 0;
v0x1a886d0_0 .var "pc", 6 0;
TD_tb.top_module1.hash_pc_history ;
    %load/vec4 v0x1a886d0_0;
    %load/vec4 v0x1a885f0_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_pc_history (store_vec4_to_lval)
    %end;
S_0x1a8a670 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1a117b0;
 .timescale -12 -12;
E_0x1a69ff0 .event anyedge, v0x1a8b470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a8b470_0;
    %nor/r;
    %assign/vec4 v0x1a8b470_0, 0;
    %wait E_0x1a69ff0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a85380;
T_5 ;
    %wait E_0x1a22b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86850_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a86850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86c30_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1a86aa0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1a86ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86780_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1a866e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a85930_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1a855f0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a85e30;
    %join;
    %wait E_0x1a22b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a86780_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1a866e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86780_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1a86aa0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1a86ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a86c30_0, 0;
    %wait E_0x1a039f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a86850_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1a86aa0_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a22b00;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1a86aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a22b00;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a85e30;
    %join;
    %wait E_0x1a22b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86850_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1a866e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86780_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1a86aa0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1a86ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a86c30_0, 0;
    %wait E_0x1a039f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a86850_0, 0;
    %wait E_0x1a22b00;
    %wait E_0x1a22b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1a86aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87060_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a22b00;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1a86aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1a86aa0_0, 0;
    %wait E_0x1a22b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a87100_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a22b00;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a85e30;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a22d50;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1a87100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a87060_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1a86ed0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1a866e0_0, 0;
    %assign/vec4 v0x1a86780_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1a86aa0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1a86c30_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a16170;
T_6 ;
    %wait E_0x1a238b0;
    %load/vec4 v0x1a84600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x1a3d1f0;
    %jmp t_0;
    .scope S_0x1a3d1f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a51590_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x1a51590_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1a51590_0;
    %store/vec4a v0x1a84780, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x1a51590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a51590_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x1a16170;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1a84920_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1a84c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x1a84920_0;
    %load/vec4 v0x1a84bc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1a84920_0, 0;
T_6.5 ;
    %load/vec4 v0x1a85160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x1a84e20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1a84780, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x1a850a0_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x1a84e20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1a84780, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1a84e20_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a84780, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x1a84e20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1a84780, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x1a850a0_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x1a84e20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1a84780, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1a84e20_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a84780, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x1a84f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x1a84d40_0;
    %load/vec4 v0x1a850a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1a84920_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a875d0;
T_7 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1a889e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a88a80_0, 0, 32;
T_7.0 ; Top of for-loop 
    %load/vec4 v0x1a88a80_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1a88a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a88b60, 0, 4;
T_7.2 ; for-loop step statement
    %load/vec4 v0x1a88a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a88a80_0, 0, 32;
    %jmp T_7.0;
T_7.1 ; for-loop exit label
    %end;
    .thread T_7;
    .scope S_0x1a88020;
T_8 ;
    %load/vec4 v0x1a89d50_0;
    %load/vec4 v0x1a889e0_0;
    %store/vec4 v0x1a885f0_0, 0, 7;
    %store/vec4 v0x1a886d0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_pc_history, S_0x1a88300;
    %pad/u 32;
    %store/vec4 v0x1a88220_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x1a875d0;
T_9 ;
    %wait E_0x1a69d00;
    %load/vec4 v0x1a89f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_3, S_0x1a88020;
    %jmp t_2;
    .scope S_0x1a88020;
t_3 ;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 4, v0x1a88220_0;
    %load/vec4a v0x1a88b60, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x1a89e60_0, 0, 1;
    %load/vec4 v0x1a889e0_0;
    %store/vec4 v0x1a89c70_0, 0, 7;
    %end;
    .scope S_0x1a875d0;
t_2 %join;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a89e60_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1a89c70_0, 0, 7;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1a87d20;
T_10 ;
    %load/vec4 v0x1a8a1c0_0;
    %load/vec4 v0x1a89fc0_0;
    %store/vec4 v0x1a885f0_0, 0, 7;
    %store/vec4 v0x1a886d0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_pc_history, S_0x1a88300;
    %pad/u 32;
    %store/vec4 v0x1a87f20_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0x1a875d0;
T_11 ;
    %wait E_0x1a238b0;
    %load/vec4 v0x1a887c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1a889e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a88a80_0, 0, 32;
T_11.2 ; Top of for-loop 
    %load/vec4 v0x1a88a80_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1a88a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a88b60, 0, 4;
T_11.4 ; for-loop step statement
    %load/vec4 v0x1a88a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a88a80_0, 0, 32;
    %jmp T_11.2;
T_11.3 ; for-loop exit label
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1a8a3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %fork t_5, S_0x1a87d20;
    %jmp t_4;
    .scope S_0x1a87d20;
t_5 ;
    %load/vec4 v0x1a8a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %ix/getv/s 4, v0x1a87f20_0;
    %load/vec4a v0x1a88b60, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_11.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_11.10, 8;
T_11.9 ; End of true expr.
    %ix/getv/s 4, v0x1a87f20_0;
    %load/vec4a v0x1a88b60, 4;
    %addi 1, 0, 2;
    %jmp/0 T_11.10, 8;
 ; End of false expr.
    %blend;
T_11.10;
    %ix/getv/s 3, v0x1a87f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a88b60, 0, 4;
    %jmp T_11.8;
T_11.7 ;
    %ix/getv/s 4, v0x1a87f20_0;
    %load/vec4a v0x1a88b60, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %ix/getv/s 4, v0x1a87f20_0;
    %load/vec4a v0x1a88b60, 4;
    %subi 1, 0, 2;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %ix/getv/s 3, v0x1a87f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a88b60, 0, 4;
T_11.8 ;
    %load/vec4 v0x1a8a0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x1a89fc0_0;
    %assign/vec4 v0x1a889e0_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x1a889e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1a8a2d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1a889e0_0, 0;
T_11.14 ;
    %end;
    .scope S_0x1a875d0;
t_4 %join;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1a117b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a8aec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a8b470_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x1a117b0;
T_13 ;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a8aec0_0;
    %inv;
    %store/vec4 v0x1a8aec0_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x1a117b0;
T_14 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a86540_0, v0x1a8b6e0_0, v0x1a8aec0_0, v0x1a8ae20_0, v0x1a8b330_0, v0x1a8b150_0, v0x1a8ba40_0, v0x1a8b9a0_0, v0x1a8b840_0, v0x1a8b780_0, v0x1a8b8e0_0, v0x1a8b290_0, v0x1a8b1f0_0, v0x1a8b0b0_0, v0x1a8af60_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x1a117b0;
T_15 ;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_15.1 ;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.3;
T_15.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_15.3 ;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_15, $final;
    .scope S_0x1a117b0;
T_16 ;
    %wait E_0x1a22d50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8b3d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8b3d0_0, 4, 32;
    %load/vec4 v0x1a8b530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8b3d0_0, 4, 32;
T_16.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8b3d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8b3d0_0, 4, 32;
T_16.0 ;
    %load/vec4 v0x1a8b290_0;
    %load/vec4 v0x1a8b290_0;
    %load/vec4 v0x1a8b1f0_0;
    %xor;
    %load/vec4 v0x1a8b290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.4, 6;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8b3d0_0, 4, 32;
T_16.6 ;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8b3d0_0, 4, 32;
T_16.4 ;
    %load/vec4 v0x1a8b0b0_0;
    %load/vec4 v0x1a8b0b0_0;
    %load/vec4 v0x1a8af60_0;
    %xor;
    %load/vec4 v0x1a8b0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.8, 6;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8b3d0_0, 4, 32;
T_16.10 ;
    %load/vec4 v0x1a8b3d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8b3d0_0, 4, 32;
T_16.8 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/human/gshare/iter3/response0/top_module.sv";
