#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a1b140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a1b2d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a0b2d0 .functor NOT 1, L_0x1a848b0, C4<0>, C4<0>, C4<0>;
L_0x1a84180 .functor XOR 2, L_0x1a845c0, L_0x1a84660, C4<00>, C4<00>;
L_0x1a847a0 .functor XOR 2, L_0x1a84180, L_0x1a84700, C4<00>, C4<00>;
v0x1a79e20_0 .net *"_ivl_10", 1 0, L_0x1a84700;  1 drivers
v0x1a79f20_0 .net *"_ivl_12", 1 0, L_0x1a847a0;  1 drivers
v0x1a7a000_0 .net *"_ivl_2", 1 0, L_0x1a84520;  1 drivers
v0x1a7a0c0_0 .net *"_ivl_4", 1 0, L_0x1a845c0;  1 drivers
v0x1a7a1a0_0 .net *"_ivl_6", 1 0, L_0x1a84660;  1 drivers
v0x1a7a2d0_0 .net *"_ivl_8", 1 0, L_0x1a84180;  1 drivers
v0x1a7a3b0_0 .net "a", 0 0, v0x1a72ee0_0;  1 drivers
v0x1a7a450_0 .net "b", 0 0, v0x1a72f80_0;  1 drivers
v0x1a7a4f0_0 .net "c", 0 0, v0x1a73020_0;  1 drivers
v0x1a7a590_0 .var "clk", 0 0;
v0x1a7a630_0 .net "d", 0 0, v0x1a73160_0;  1 drivers
v0x1a7a6d0_0 .net "out_pos_dut", 0 0, L_0x1a84390;  1 drivers
v0x1a7a770_0 .net "out_pos_ref", 0 0, L_0x1a7bca0;  1 drivers
v0x1a7a810_0 .net "out_sop_dut", 0 0, L_0x1a7fba0;  1 drivers
v0x1a7a8b0_0 .net "out_sop_ref", 0 0, L_0x1a4d690;  1 drivers
v0x1a7a950_0 .var/2u "stats1", 223 0;
v0x1a7a9f0_0 .var/2u "strobe", 0 0;
v0x1a7aa90_0 .net "tb_match", 0 0, L_0x1a848b0;  1 drivers
v0x1a7ab60_0 .net "tb_mismatch", 0 0, L_0x1a0b2d0;  1 drivers
v0x1a7ac00_0 .net "wavedrom_enable", 0 0, v0x1a73430_0;  1 drivers
v0x1a7acd0_0 .net "wavedrom_title", 511 0, v0x1a734d0_0;  1 drivers
L_0x1a84520 .concat [ 1 1 0 0], L_0x1a7bca0, L_0x1a4d690;
L_0x1a845c0 .concat [ 1 1 0 0], L_0x1a7bca0, L_0x1a4d690;
L_0x1a84660 .concat [ 1 1 0 0], L_0x1a84390, L_0x1a7fba0;
L_0x1a84700 .concat [ 1 1 0 0], L_0x1a7bca0, L_0x1a4d690;
L_0x1a848b0 .cmp/eeq 2, L_0x1a84520, L_0x1a847a0;
S_0x1a1b460 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a1b2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a0b6b0 .functor AND 1, v0x1a73020_0, v0x1a73160_0, C4<1>, C4<1>;
L_0x1a0ba90 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a0be70 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a0c0f0 .functor AND 1, L_0x1a0ba90, L_0x1a0be70, C4<1>, C4<1>;
L_0x1a25de0 .functor AND 1, L_0x1a0c0f0, v0x1a73020_0, C4<1>, C4<1>;
L_0x1a4d690 .functor OR 1, L_0x1a0b6b0, L_0x1a25de0, C4<0>, C4<0>;
L_0x1a7b120 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b190 .functor OR 1, L_0x1a7b120, v0x1a73160_0, C4<0>, C4<0>;
L_0x1a7b2a0 .functor AND 1, v0x1a73020_0, L_0x1a7b190, C4<1>, C4<1>;
L_0x1a7b360 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b430 .functor OR 1, L_0x1a7b360, v0x1a72f80_0, C4<0>, C4<0>;
L_0x1a7b4a0 .functor AND 1, L_0x1a7b2a0, L_0x1a7b430, C4<1>, C4<1>;
L_0x1a7b620 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b690 .functor OR 1, L_0x1a7b620, v0x1a73160_0, C4<0>, C4<0>;
L_0x1a7b5b0 .functor AND 1, v0x1a73020_0, L_0x1a7b690, C4<1>, C4<1>;
L_0x1a7b820 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b920 .functor OR 1, L_0x1a7b820, v0x1a73160_0, C4<0>, C4<0>;
L_0x1a7b9e0 .functor AND 1, L_0x1a7b5b0, L_0x1a7b920, C4<1>, C4<1>;
L_0x1a7bb90 .functor XNOR 1, L_0x1a7b4a0, L_0x1a7b9e0, C4<0>, C4<0>;
v0x1a0ac00_0 .net *"_ivl_0", 0 0, L_0x1a0b6b0;  1 drivers
v0x1a0b000_0 .net *"_ivl_12", 0 0, L_0x1a7b120;  1 drivers
v0x1a0b3e0_0 .net *"_ivl_14", 0 0, L_0x1a7b190;  1 drivers
v0x1a0b7c0_0 .net *"_ivl_16", 0 0, L_0x1a7b2a0;  1 drivers
v0x1a0bba0_0 .net *"_ivl_18", 0 0, L_0x1a7b360;  1 drivers
v0x1a0bf80_0 .net *"_ivl_2", 0 0, L_0x1a0ba90;  1 drivers
v0x1a0c200_0 .net *"_ivl_20", 0 0, L_0x1a7b430;  1 drivers
v0x1a71450_0 .net *"_ivl_24", 0 0, L_0x1a7b620;  1 drivers
v0x1a71530_0 .net *"_ivl_26", 0 0, L_0x1a7b690;  1 drivers
v0x1a71610_0 .net *"_ivl_28", 0 0, L_0x1a7b5b0;  1 drivers
v0x1a716f0_0 .net *"_ivl_30", 0 0, L_0x1a7b820;  1 drivers
v0x1a717d0_0 .net *"_ivl_32", 0 0, L_0x1a7b920;  1 drivers
v0x1a718b0_0 .net *"_ivl_36", 0 0, L_0x1a7bb90;  1 drivers
L_0x7fa7ad00d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a71970_0 .net *"_ivl_38", 0 0, L_0x7fa7ad00d018;  1 drivers
v0x1a71a50_0 .net *"_ivl_4", 0 0, L_0x1a0be70;  1 drivers
v0x1a71b30_0 .net *"_ivl_6", 0 0, L_0x1a0c0f0;  1 drivers
v0x1a71c10_0 .net *"_ivl_8", 0 0, L_0x1a25de0;  1 drivers
v0x1a71cf0_0 .net "a", 0 0, v0x1a72ee0_0;  alias, 1 drivers
v0x1a71db0_0 .net "b", 0 0, v0x1a72f80_0;  alias, 1 drivers
v0x1a71e70_0 .net "c", 0 0, v0x1a73020_0;  alias, 1 drivers
v0x1a71f30_0 .net "d", 0 0, v0x1a73160_0;  alias, 1 drivers
v0x1a71ff0_0 .net "out_pos", 0 0, L_0x1a7bca0;  alias, 1 drivers
v0x1a720b0_0 .net "out_sop", 0 0, L_0x1a4d690;  alias, 1 drivers
v0x1a72170_0 .net "pos0", 0 0, L_0x1a7b4a0;  1 drivers
v0x1a72230_0 .net "pos1", 0 0, L_0x1a7b9e0;  1 drivers
L_0x1a7bca0 .functor MUXZ 1, L_0x7fa7ad00d018, L_0x1a7b4a0, L_0x1a7bb90, C4<>;
S_0x1a723b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a1b2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a72ee0_0 .var "a", 0 0;
v0x1a72f80_0 .var "b", 0 0;
v0x1a73020_0 .var "c", 0 0;
v0x1a730c0_0 .net "clk", 0 0, v0x1a7a590_0;  1 drivers
v0x1a73160_0 .var "d", 0 0;
v0x1a73250_0 .var/2u "fail", 0 0;
v0x1a732f0_0 .var/2u "fail1", 0 0;
v0x1a73390_0 .net "tb_match", 0 0, L_0x1a848b0;  alias, 1 drivers
v0x1a73430_0 .var "wavedrom_enable", 0 0;
v0x1a734d0_0 .var "wavedrom_title", 511 0;
E_0x1a19ab0/0 .event negedge, v0x1a730c0_0;
E_0x1a19ab0/1 .event posedge, v0x1a730c0_0;
E_0x1a19ab0 .event/or E_0x1a19ab0/0, E_0x1a19ab0/1;
S_0x1a726e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a723b0;
 .timescale -12 -12;
v0x1a72920_0 .var/2s "i", 31 0;
E_0x1a19950 .event posedge, v0x1a730c0_0;
S_0x1a72a20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a723b0;
 .timescale -12 -12;
v0x1a72c20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a72d00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a723b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a736b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a1b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a7be50 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7bee0 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a7c080 .functor AND 1, L_0x1a7be50, L_0x1a7bee0, C4<1>, C4<1>;
L_0x1a7c190 .functor NOT 1, v0x1a73020_0, C4<0>, C4<0>, C4<0>;
L_0x1a7c340 .functor AND 1, L_0x1a7c080, L_0x1a7c190, C4<1>, C4<1>;
L_0x1a7c450 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a7c610 .functor AND 1, L_0x1a7c340, L_0x1a7c450, C4<1>, C4<1>;
L_0x1a7c720 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7c8f0 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a7c960 .functor AND 1, L_0x1a7c720, L_0x1a7c8f0, C4<1>, C4<1>;
L_0x1a7cad0 .functor AND 1, L_0x1a7c960, v0x1a73020_0, C4<1>, C4<1>;
L_0x1a7cb40 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a7cc20 .functor AND 1, L_0x1a7cad0, L_0x1a7cb40, C4<1>, C4<1>;
L_0x1a7cd30 .functor OR 1, L_0x1a7c610, L_0x1a7cc20, C4<0>, C4<0>;
L_0x1a7cbb0 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7cec0 .functor AND 1, L_0x1a7cbb0, v0x1a72f80_0, C4<1>, C4<1>;
L_0x1a7d010 .functor NOT 1, v0x1a73020_0, C4<0>, C4<0>, C4<0>;
L_0x1a7d080 .functor AND 1, L_0x1a7cec0, L_0x1a7d010, C4<1>, C4<1>;
L_0x1a7d230 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a7d2a0 .functor AND 1, L_0x1a7d080, L_0x1a7d230, C4<1>, C4<1>;
L_0x1a7d460 .functor OR 1, L_0x1a7cd30, L_0x1a7d2a0, C4<0>, C4<0>;
L_0x1a7d570 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7d6a0 .functor AND 1, L_0x1a7d570, v0x1a72f80_0, C4<1>, C4<1>;
L_0x1a7d760 .functor AND 1, L_0x1a7d6a0, v0x1a73020_0, C4<1>, C4<1>;
L_0x1a7d8f0 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a7d960 .functor AND 1, L_0x1a7d760, L_0x1a7d8f0, C4<1>, C4<1>;
L_0x1a7db50 .functor OR 1, L_0x1a7d460, L_0x1a7d960, C4<0>, C4<0>;
L_0x1a7dc60 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7ddc0 .functor AND 1, L_0x1a7dc60, v0x1a72f80_0, C4<1>, C4<1>;
L_0x1a7de80 .functor AND 1, L_0x1a7ddc0, v0x1a73020_0, C4<1>, C4<1>;
L_0x1a7e040 .functor AND 1, L_0x1a7de80, v0x1a73160_0, C4<1>, C4<1>;
L_0x1a7e100 .functor OR 1, L_0x1a7db50, L_0x1a7e040, C4<0>, C4<0>;
L_0x1a7e320 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a7e390 .functor AND 1, v0x1a72ee0_0, L_0x1a7e320, C4<1>, C4<1>;
L_0x1a7e570 .functor NOT 1, v0x1a73020_0, C4<0>, C4<0>, C4<0>;
L_0x1a7e5e0 .functor AND 1, L_0x1a7e390, L_0x1a7e570, C4<1>, C4<1>;
L_0x1a7e820 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a7e890 .functor AND 1, L_0x1a7e5e0, L_0x1a7e820, C4<1>, C4<1>;
L_0x1a7e6f0 .functor OR 1, L_0x1a7e100, L_0x1a7e890, C4<0>, C4<0>;
L_0x1a7eae0 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a7eca0 .functor AND 1, v0x1a72ee0_0, L_0x1a7eae0, C4<1>, C4<1>;
L_0x1a7ed60 .functor AND 1, L_0x1a7eca0, v0x1a73020_0, C4<1>, C4<1>;
L_0x1a7ef80 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a7eff0 .functor AND 1, L_0x1a7ed60, L_0x1a7ef80, C4<1>, C4<1>;
L_0x1a7f270 .functor OR 1, L_0x1a7e6f0, L_0x1a7eff0, C4<0>, C4<0>;
L_0x1a7f380 .functor AND 1, v0x1a72ee0_0, v0x1a72f80_0, C4<1>, C4<1>;
L_0x1a7f570 .functor NOT 1, v0x1a73020_0, C4<0>, C4<0>, C4<0>;
L_0x1a7f5e0 .functor AND 1, L_0x1a7f380, L_0x1a7f570, C4<1>, C4<1>;
L_0x1a7f880 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a7f8f0 .functor AND 1, L_0x1a7f5e0, L_0x1a7f880, C4<1>, C4<1>;
L_0x1a7fba0 .functor OR 1, L_0x1a7f270, L_0x1a7f8f0, C4<0>, C4<0>;
L_0x1a7fd00 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a80730 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a80840 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a80ca0 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a80fd0 .functor NOT 1, v0x1a73020_0, C4<0>, C4<0>, C4<0>;
L_0x1a81350 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a81500 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a819e0 .functor NOT 1, v0x1a73020_0, C4<0>, C4<0>, C4<0>;
L_0x1a81aa0 .functor NOT 1, v0x1a72ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a81bb0 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a82200 .functor NOT 1, v0x1a73020_0, C4<0>, C4<0>, C4<0>;
L_0x1a82640 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a82ac0 .functor NOT 1, v0x1a73020_0, C4<0>, C4<0>, C4<0>;
L_0x1a82e40 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a82ff0 .functor NOT 1, v0x1a72f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a835c0 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
L_0x1a838e0 .functor NOT 1, v0x1a73020_0, C4<0>, C4<0>, C4<0>;
L_0x1a83fd0 .functor NOT 1, v0x1a73160_0, C4<0>, C4<0>, C4<0>;
v0x1a73870_0 .net *"_ivl_0", 0 0, L_0x1a7be50;  1 drivers
v0x1a73950_0 .net *"_ivl_10", 0 0, L_0x1a7c450;  1 drivers
v0x1a73a30_0 .net *"_ivl_102", 0 0, L_0x1a7d190;  1 drivers
v0x1a73b20_0 .net *"_ivl_104", 0 0, L_0x1a7fd70;  1 drivers
v0x1a73c00_0 .net *"_ivl_106", 0 0, L_0x1a80070;  1 drivers
v0x1a73d30_0 .net *"_ivl_108", 0 0, L_0x1a7fd00;  1 drivers
v0x1a73e10_0 .net *"_ivl_110", 0 0, L_0x1a80730;  1 drivers
v0x1a73ef0_0 .net *"_ivl_112", 0 0, L_0x1a807a0;  1 drivers
v0x1a73fd0_0 .net *"_ivl_114", 0 0, L_0x1a80950;  1 drivers
v0x1a74140_0 .net *"_ivl_116", 0 0, L_0x1a80840;  1 drivers
v0x1a74220_0 .net *"_ivl_118", 0 0, L_0x1a80c00;  1 drivers
v0x1a74300_0 .net *"_ivl_12", 0 0, L_0x1a7c610;  1 drivers
v0x1a743e0_0 .net *"_ivl_121", 0 0, L_0x1a80df0;  1 drivers
v0x1a744c0_0 .net *"_ivl_122", 0 0, L_0x1a80ca0;  1 drivers
v0x1a745a0_0 .net *"_ivl_124", 0 0, L_0x1a80f30;  1 drivers
v0x1a74680_0 .net *"_ivl_126", 0 0, L_0x1a80fd0;  1 drivers
v0x1a74760_0 .net *"_ivl_128", 0 0, L_0x1a812b0;  1 drivers
v0x1a74950_0 .net *"_ivl_130", 0 0, L_0x1a81350;  1 drivers
v0x1a74a30_0 .net *"_ivl_132", 0 0, L_0x1a81460;  1 drivers
v0x1a74b10_0 .net *"_ivl_135", 0 0, L_0x1a81670;  1 drivers
v0x1a74bf0_0 .net *"_ivl_136", 0 0, L_0x1a81500;  1 drivers
v0x1a74cd0_0 .net *"_ivl_138", 0 0, L_0x1a81940;  1 drivers
v0x1a74db0_0 .net *"_ivl_14", 0 0, L_0x1a7c720;  1 drivers
v0x1a74e90_0 .net *"_ivl_140", 0 0, L_0x1a819e0;  1 drivers
v0x1a74f70_0 .net *"_ivl_142", 0 0, L_0x1a81b10;  1 drivers
v0x1a75050_0 .net *"_ivl_144", 0 0, L_0x1a81cc0;  1 drivers
v0x1a75130_0 .net *"_ivl_147", 0 0, L_0x1a81e30;  1 drivers
v0x1a75210_0 .net *"_ivl_148", 0 0, L_0x1a81aa0;  1 drivers
v0x1a752f0_0 .net *"_ivl_150", 0 0, L_0x1a81bb0;  1 drivers
v0x1a753d0_0 .net *"_ivl_152", 0 0, L_0x1a82160;  1 drivers
v0x1a754b0_0 .net *"_ivl_154", 0 0, L_0x1a82200;  1 drivers
v0x1a75590_0 .net *"_ivl_156", 0 0, L_0x1a825a0;  1 drivers
v0x1a75670_0 .net *"_ivl_158", 0 0, L_0x1a82750;  1 drivers
v0x1a75960_0 .net *"_ivl_16", 0 0, L_0x1a7c8f0;  1 drivers
v0x1a75a40_0 .net *"_ivl_161", 0 0, L_0x1a828e0;  1 drivers
v0x1a75b20_0 .net *"_ivl_162", 0 0, L_0x1a82640;  1 drivers
v0x1a75c00_0 .net *"_ivl_164", 0 0, L_0x1a82a20;  1 drivers
v0x1a75ce0_0 .net *"_ivl_166", 0 0, L_0x1a82ac0;  1 drivers
v0x1a75dc0_0 .net *"_ivl_168", 0 0, L_0x1a82840;  1 drivers
v0x1a75ea0_0 .net *"_ivl_170", 0 0, L_0x1a82e40;  1 drivers
v0x1a75f80_0 .net *"_ivl_172", 0 0, L_0x1a82f50;  1 drivers
v0x1a76060_0 .net *"_ivl_175", 0 0, L_0x1a831c0;  1 drivers
v0x1a76140_0 .net *"_ivl_176", 0 0, L_0x1a82ff0;  1 drivers
v0x1a76220_0 .net *"_ivl_178", 0 0, L_0x1a83520;  1 drivers
v0x1a76300_0 .net *"_ivl_18", 0 0, L_0x1a7c960;  1 drivers
v0x1a763e0_0 .net *"_ivl_180", 0 0, L_0x1a83750;  1 drivers
v0x1a764c0_0 .net *"_ivl_182", 0 0, L_0x1a835c0;  1 drivers
v0x1a765a0_0 .net *"_ivl_184", 0 0, L_0x1a83840;  1 drivers
v0x1a76680_0 .net *"_ivl_187", 0 0, L_0x1a83680;  1 drivers
v0x1a76760_0 .net *"_ivl_188", 0 0, L_0x1a83b70;  1 drivers
v0x1a76840_0 .net *"_ivl_190", 0 0, L_0x1a838e0;  1 drivers
v0x1a76920_0 .net *"_ivl_192", 0 0, L_0x1a83f30;  1 drivers
v0x1a76a00_0 .net *"_ivl_194", 0 0, L_0x1a83fd0;  1 drivers
v0x1a76ae0_0 .net *"_ivl_196", 0 0, L_0x1a840e0;  1 drivers
v0x1a76bc0_0 .net *"_ivl_2", 0 0, L_0x1a7bee0;  1 drivers
v0x1a76ca0_0 .net *"_ivl_20", 0 0, L_0x1a7cad0;  1 drivers
v0x1a76d80_0 .net *"_ivl_22", 0 0, L_0x1a7cb40;  1 drivers
v0x1a76e60_0 .net *"_ivl_24", 0 0, L_0x1a7cc20;  1 drivers
v0x1a76f40_0 .net *"_ivl_26", 0 0, L_0x1a7cd30;  1 drivers
v0x1a77020_0 .net *"_ivl_28", 0 0, L_0x1a7cbb0;  1 drivers
v0x1a77100_0 .net *"_ivl_30", 0 0, L_0x1a7cec0;  1 drivers
v0x1a771e0_0 .net *"_ivl_32", 0 0, L_0x1a7d010;  1 drivers
v0x1a772c0_0 .net *"_ivl_34", 0 0, L_0x1a7d080;  1 drivers
v0x1a773a0_0 .net *"_ivl_36", 0 0, L_0x1a7d230;  1 drivers
v0x1a77480_0 .net *"_ivl_38", 0 0, L_0x1a7d2a0;  1 drivers
v0x1a77970_0 .net *"_ivl_4", 0 0, L_0x1a7c080;  1 drivers
v0x1a77a50_0 .net *"_ivl_40", 0 0, L_0x1a7d460;  1 drivers
v0x1a77b30_0 .net *"_ivl_42", 0 0, L_0x1a7d570;  1 drivers
v0x1a77c10_0 .net *"_ivl_44", 0 0, L_0x1a7d6a0;  1 drivers
v0x1a77cf0_0 .net *"_ivl_46", 0 0, L_0x1a7d760;  1 drivers
v0x1a77dd0_0 .net *"_ivl_48", 0 0, L_0x1a7d8f0;  1 drivers
v0x1a77eb0_0 .net *"_ivl_50", 0 0, L_0x1a7d960;  1 drivers
v0x1a77f90_0 .net *"_ivl_52", 0 0, L_0x1a7db50;  1 drivers
v0x1a78070_0 .net *"_ivl_54", 0 0, L_0x1a7dc60;  1 drivers
v0x1a78150_0 .net *"_ivl_56", 0 0, L_0x1a7ddc0;  1 drivers
v0x1a78230_0 .net *"_ivl_58", 0 0, L_0x1a7de80;  1 drivers
v0x1a78310_0 .net *"_ivl_6", 0 0, L_0x1a7c190;  1 drivers
v0x1a783f0_0 .net *"_ivl_60", 0 0, L_0x1a7e040;  1 drivers
v0x1a784d0_0 .net *"_ivl_62", 0 0, L_0x1a7e100;  1 drivers
v0x1a785b0_0 .net *"_ivl_64", 0 0, L_0x1a7e320;  1 drivers
v0x1a78690_0 .net *"_ivl_66", 0 0, L_0x1a7e390;  1 drivers
v0x1a78770_0 .net *"_ivl_68", 0 0, L_0x1a7e570;  1 drivers
v0x1a78850_0 .net *"_ivl_70", 0 0, L_0x1a7e5e0;  1 drivers
v0x1a78930_0 .net *"_ivl_72", 0 0, L_0x1a7e820;  1 drivers
v0x1a78a10_0 .net *"_ivl_74", 0 0, L_0x1a7e890;  1 drivers
v0x1a78af0_0 .net *"_ivl_76", 0 0, L_0x1a7e6f0;  1 drivers
v0x1a78bd0_0 .net *"_ivl_78", 0 0, L_0x1a7eae0;  1 drivers
v0x1a78cb0_0 .net *"_ivl_8", 0 0, L_0x1a7c340;  1 drivers
v0x1a78d90_0 .net *"_ivl_80", 0 0, L_0x1a7eca0;  1 drivers
v0x1a78e70_0 .net *"_ivl_82", 0 0, L_0x1a7ed60;  1 drivers
v0x1a78f50_0 .net *"_ivl_84", 0 0, L_0x1a7ef80;  1 drivers
v0x1a79030_0 .net *"_ivl_86", 0 0, L_0x1a7eff0;  1 drivers
v0x1a79110_0 .net *"_ivl_88", 0 0, L_0x1a7f270;  1 drivers
v0x1a791f0_0 .net *"_ivl_90", 0 0, L_0x1a7f380;  1 drivers
v0x1a792d0_0 .net *"_ivl_92", 0 0, L_0x1a7f570;  1 drivers
v0x1a793b0_0 .net *"_ivl_94", 0 0, L_0x1a7f5e0;  1 drivers
v0x1a79490_0 .net *"_ivl_96", 0 0, L_0x1a7f880;  1 drivers
v0x1a79570_0 .net *"_ivl_98", 0 0, L_0x1a7f8f0;  1 drivers
v0x1a79650_0 .net "a", 0 0, v0x1a72ee0_0;  alias, 1 drivers
v0x1a796f0_0 .net "b", 0 0, v0x1a72f80_0;  alias, 1 drivers
v0x1a797e0_0 .net "c", 0 0, v0x1a73020_0;  alias, 1 drivers
v0x1a798d0_0 .net "d", 0 0, v0x1a73160_0;  alias, 1 drivers
v0x1a799c0_0 .net "out_pos", 0 0, L_0x1a84390;  alias, 1 drivers
v0x1a79a80_0 .net "out_sop", 0 0, L_0x1a7fba0;  alias, 1 drivers
L_0x1a7d190 .arith/sum 1, v0x1a72ee0_0, v0x1a72f80_0;
L_0x1a7fd70 .arith/sum 1, L_0x1a7d190, v0x1a73020_0;
L_0x1a80070 .arith/sum 1, L_0x1a7fd70, v0x1a73160_0;
L_0x1a807a0 .arith/sum 1, L_0x1a7fd00, L_0x1a80730;
L_0x1a80950 .arith/sum 1, L_0x1a807a0, v0x1a73020_0;
L_0x1a80c00 .arith/sum 1, L_0x1a80950, L_0x1a80840;
L_0x1a80df0 .arith/mult 1, L_0x1a80070, L_0x1a80c00;
L_0x1a80f30 .arith/sum 1, L_0x1a80ca0, v0x1a72f80_0;
L_0x1a812b0 .arith/sum 1, L_0x1a80f30, L_0x1a80fd0;
L_0x1a81460 .arith/sum 1, L_0x1a812b0, L_0x1a81350;
L_0x1a81670 .arith/mult 1, L_0x1a80df0, L_0x1a81460;
L_0x1a81940 .arith/sum 1, L_0x1a81500, v0x1a72f80_0;
L_0x1a81b10 .arith/sum 1, L_0x1a81940, L_0x1a819e0;
L_0x1a81cc0 .arith/sum 1, L_0x1a81b10, v0x1a73160_0;
L_0x1a81e30 .arith/mult 1, L_0x1a81670, L_0x1a81cc0;
L_0x1a82160 .arith/sum 1, L_0x1a81aa0, L_0x1a81bb0;
L_0x1a825a0 .arith/sum 1, L_0x1a82160, L_0x1a82200;
L_0x1a82750 .arith/sum 1, L_0x1a825a0, v0x1a73160_0;
L_0x1a828e0 .arith/mult 1, L_0x1a81e30, L_0x1a82750;
L_0x1a82a20 .arith/sum 1, v0x1a72ee0_0, L_0x1a82640;
L_0x1a82840 .arith/sum 1, L_0x1a82a20, L_0x1a82ac0;
L_0x1a82f50 .arith/sum 1, L_0x1a82840, L_0x1a82e40;
L_0x1a831c0 .arith/mult 1, L_0x1a828e0, L_0x1a82f50;
L_0x1a83520 .arith/sum 1, v0x1a72ee0_0, L_0x1a82ff0;
L_0x1a83750 .arith/sum 1, L_0x1a83520, v0x1a73020_0;
L_0x1a83840 .arith/sum 1, L_0x1a83750, L_0x1a835c0;
L_0x1a83680 .arith/mult 1, L_0x1a831c0, L_0x1a83840;
L_0x1a83b70 .arith/sum 1, v0x1a72ee0_0, v0x1a72f80_0;
L_0x1a83f30 .arith/sum 1, L_0x1a83b70, L_0x1a838e0;
L_0x1a840e0 .arith/sum 1, L_0x1a83f30, L_0x1a83fd0;
L_0x1a84390 .arith/mult 1, L_0x1a83680, L_0x1a840e0;
S_0x1a79c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a1b2d0;
 .timescale -12 -12;
E_0x1a009f0 .event anyedge, v0x1a7a9f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a7a9f0_0;
    %nor/r;
    %assign/vec4 v0x1a7a9f0_0, 0;
    %wait E_0x1a009f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a723b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a73250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a732f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a723b0;
T_4 ;
    %wait E_0x1a19ab0;
    %load/vec4 v0x1a73390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a73250_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a723b0;
T_5 ;
    %wait E_0x1a19950;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %wait E_0x1a19950;
    %load/vec4 v0x1a73250_0;
    %store/vec4 v0x1a732f0_0, 0, 1;
    %fork t_1, S_0x1a726e0;
    %jmp t_0;
    .scope S_0x1a726e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a72920_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a72920_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a19950;
    %load/vec4 v0x1a72920_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a72920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a72920_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a723b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a19ab0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a73160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a73020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a72f80_0, 0;
    %assign/vec4 v0x1a72ee0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a73250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a732f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a1b2d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7a590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7a9f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a1b2d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a7a590_0;
    %inv;
    %store/vec4 v0x1a7a590_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a1b2d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a730c0_0, v0x1a7ab60_0, v0x1a7a3b0_0, v0x1a7a450_0, v0x1a7a4f0_0, v0x1a7a630_0, v0x1a7a8b0_0, v0x1a7a810_0, v0x1a7a770_0, v0x1a7a6d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a1b2d0;
T_9 ;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a1b2d0;
T_10 ;
    %wait E_0x1a19ab0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a7a950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a7a950_0, 4, 32;
    %load/vec4 v0x1a7aa90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a7a950_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a7a950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a7a950_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a7a8b0_0;
    %load/vec4 v0x1a7a8b0_0;
    %load/vec4 v0x1a7a810_0;
    %xor;
    %load/vec4 v0x1a7a8b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a7a950_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a7a950_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a7a770_0;
    %load/vec4 v0x1a7a770_0;
    %load/vec4 v0x1a7a6d0_0;
    %xor;
    %load/vec4 v0x1a7a770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a7a950_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a7a950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a7a950_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter6/response3/top_module.sv";
