{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767561106411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767561106415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 04 18:11:46 2026 " "Processing started: Sun Jan 04 18:11:46 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767561106415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1767561106415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off questao_3 -c questao_3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off questao_3 -c questao_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1767561106415 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "questao_3_7_1200mv_85c_slow.vo C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/ simulation " "Generated file questao_3_7_1200mv_85c_slow.vo in folder \"C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767561106903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "questao_3_7_1200mv_0c_slow.vo C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/ simulation " "Generated file questao_3_7_1200mv_0c_slow.vo in folder \"C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767561106918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "questao_3_min_1200mv_0c_fast.vo C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/ simulation " "Generated file questao_3_min_1200mv_0c_fast.vo in folder \"C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767561106934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "questao_3.vo C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/ simulation " "Generated file questao_3.vo in folder \"C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767561106949 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "questao_3_7_1200mv_85c_v_slow.sdo C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/ simulation " "Generated file questao_3_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767561106964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "questao_3_7_1200mv_0c_v_slow.sdo C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/ simulation " "Generated file questao_3_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767561106980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "questao_3_min_1200mv_0c_v_fast.sdo C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/ simulation " "Generated file questao_3_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767561107000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "questao_3_v.sdo C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/ simulation " "Generated file questao_3_v.sdo in folder \"C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767561107014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767561107048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 04 18:11:47 2026 " "Processing ended: Sun Jan 04 18:11:47 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767561107048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767561107048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767561107048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1767561107048 ""}
