Analysis & Synthesis Status : Successful - Wed Jun 11 11:20:38 2008
Quartus II Version : 6.0 Build 202 06/20/2006 SP 1 SJ Web Edition
Revision Name : VHDL_VAR_SIG
Top-level Entity Name : VHDL_VAR_SIG
Family : MAX7000AE
Total macrocells : 58
Total pins : 34
