<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:m="http://schemas.microsoft.com/office/2004/12/omml"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 15">
<meta name=Originator content="Microsoft Word 15">
<link rel=File-List
href="WIMP%20AVR%20Technical%20User%20Guide_files/filelist.xml">
<link rel=Edit-Time-Data
href="WIMP%20AVR%20Technical%20User%20Guide_files/editdata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>Rohit Dua</o:Author>
  <o:Template>Normal</o:Template>
  <o:LastAuthor>Chau, Justin</o:LastAuthor>
  <o:Revision>2</o:Revision>
  <o:TotalTime>6</o:TotalTime>
  <o:LastPrinted>2020-03-09T00:52:00Z</o:LastPrinted>
  <o:Created>2020-03-11T17:59:00Z</o:Created>
  <o:LastSaved>2020-03-11T17:59:00Z</o:LastSaved>
  <o:Pages>15</o:Pages>
  <o:Words>3329</o:Words>
  <o:Characters>18979</o:Characters>
  <o:Lines>158</o:Lines>
  <o:Paragraphs>44</o:Paragraphs>
  <o:CharactersWithSpaces>22264</o:CharactersWithSpaces>
  <o:Version>16.00</o:Version>
 </o:DocumentProperties>
 <o:OfficeDocumentSettings>
  <o:RelyOnVML/>
  <o:AllowPNG/>
 </o:OfficeDocumentSettings>
</xml><![endif]-->
<link rel=dataStoreItem
href="WIMP%20AVR%20Technical%20User%20Guide_files/item0001.xml"
target="WIMP%20AVR%20Technical%20User%20Guide_files/props002.xml">
<link rel=themeData
href="WIMP%20AVR%20Technical%20User%20Guide_files/themedata.thmx">
<link rel=colorSchemeMapping
href="WIMP%20AVR%20Technical%20User%20Guide_files/colorschememapping.xml">
<!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:TrackMoves>false</w:TrackMoves>
  <w:TrackFormatting/>
  <w:PunctuationKerning/>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:DoNotPromoteQF/>
  <w:LidThemeOther>EN-US</w:LidThemeOther>
  <w:LidThemeAsian>X-NONE</w:LidThemeAsian>
  <w:LidThemeComplexScript>X-NONE</w:LidThemeComplexScript>
  <w:Compatibility>
   <w:BreakWrappedTables/>
   <w:SnapToGridInCell/>
   <w:WrapTextWithPunct/>
   <w:UseAsianBreakRules/>
   <w:DontGrowAutofit/>
   <w:SplitPgBreakAndParaMark/>
   <w:EnableOpenTypeKerning/>
   <w:DontFlipMirrorIndents/>
   <w:OverrideTableStyleHps/>
  </w:Compatibility>
  <w:DoNotOptimizeForBrowser/>
  <m:mathPr>
   <m:mathFont m:val="Cambria Math"/>
   <m:brkBin m:val="before"/>
   <m:brkBinSub m:val="&#45;-"/>
   <m:smallFrac m:val="off"/>
   <m:dispDef/>
   <m:lMargin m:val="0"/>
   <m:rMargin m:val="0"/>
   <m:defJc m:val="centerGroup"/>
   <m:wrapIndent m:val="1440"/>
   <m:intLim m:val="subSup"/>
   <m:naryLim m:val="undOvr"/>
  </m:mathPr></w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" DefUnhideWhenUsed="false"
  DefSemiHidden="false" DefQFormat="false" DefPriority="99"
  LatentStyleCount="371">
  <w:LsdException Locked="false" Priority="0" QFormat="true" Name="Normal"/>
  <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 1"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="heading 2"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="heading 3"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="heading 4"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="heading 5"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="heading 6"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="heading 7"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="heading 8"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="heading 9"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 6"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 7"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 8"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index 9"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" Name="toc 1"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" Name="toc 2"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" Name="toc 3"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" Name="toc 4"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" Name="toc 5"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" Name="toc 6"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" Name="toc 7"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" Name="toc 8"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" Name="toc 9"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Normal Indent"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="footnote text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="annotation text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="header"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="footer"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="index heading"/>
  <w:LsdException Locked="false" Priority="35" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="caption"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="table of figures"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="envelope address"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="envelope return"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="footnote reference"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="annotation reference"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="line number"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="page number"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="endnote reference"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="endnote text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="table of authorities"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="macro"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="toa heading"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Bullet"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Number"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Bullet 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Bullet 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Bullet 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Bullet 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Number 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Number 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Number 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Number 5"/>
  <w:LsdException Locked="false" Priority="10" QFormat="true" Name="Title"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Closing"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Signature"/>
  <w:LsdException Locked="false" Priority="1" SemiHidden="true"
   UnhideWhenUsed="true" Name="Default Paragraph Font"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text Indent"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="List Continue 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Message Header"/>
  <w:LsdException Locked="false" Priority="11" QFormat="true" Name="Subtitle"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Salutation"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Date"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text First Indent"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text First Indent 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Note Heading"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text Indent 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Body Text Indent 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Block Text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Hyperlink"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="FollowedHyperlink"/>
  <w:LsdException Locked="false" Priority="22" QFormat="true" Name="Strong"/>
  <w:LsdException Locked="false" Priority="20" QFormat="true" Name="Emphasis"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Document Map"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Plain Text"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="E-mail Signature"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Top of Form"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Bottom of Form"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Normal (Web)"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Acronym"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Address"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Cite"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Code"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Definition"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Keyboard"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Preformatted"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Sample"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Typewriter"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="HTML Variable"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Normal Table"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="annotation subject"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="No List"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Outline List 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Outline List 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Outline List 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Simple 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Simple 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Simple 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Classic 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Classic 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Classic 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Classic 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Colorful 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Colorful 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Colorful 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Columns 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 6"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 7"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Grid 8"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 4"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 5"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 6"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 7"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table List 8"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table 3D effects 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table 3D effects 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table 3D effects 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Contemporary"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Elegant"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Professional"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Subtle 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Subtle 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Web 1"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Web 2"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Web 3"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Balloon Text"/>
  <w:LsdException Locked="false" Priority="39" Name="Table Grid"/>
  <w:LsdException Locked="false" SemiHidden="true" UnhideWhenUsed="true"
   Name="Table Theme"/>
  <w:LsdException Locked="false" SemiHidden="true" Name="Placeholder Text"/>
  <w:LsdException Locked="false" Priority="1" QFormat="true" Name="No Spacing"/>
  <w:LsdException Locked="false" Priority="60" Name="Light Shading"/>
  <w:LsdException Locked="false" Priority="61" Name="Light List"/>
  <w:LsdException Locked="false" Priority="62" Name="Light Grid"/>
  <w:LsdException Locked="false" Priority="63" Name="Medium Shading 1"/>
  <w:LsdException Locked="false" Priority="64" Name="Medium Shading 2"/>
  <w:LsdException Locked="false" Priority="65" Name="Medium List 1"/>
  <w:LsdException Locked="false" Priority="66" Name="Medium List 2"/>
  <w:LsdException Locked="false" Priority="67" Name="Medium Grid 1"/>
  <w:LsdException Locked="false" Priority="68" Name="Medium Grid 2"/>
  <w:LsdException Locked="false" Priority="69" Name="Medium Grid 3"/>
  <w:LsdException Locked="false" Priority="70" Name="Dark List"/>
  <w:LsdException Locked="false" Priority="71" Name="Colorful Shading"/>
  <w:LsdException Locked="false" Priority="72" Name="Colorful List"/>
  <w:LsdException Locked="false" Priority="73" Name="Colorful Grid"/>
  <w:LsdException Locked="false" Priority="60" Name="Light Shading Accent 1"/>
  <w:LsdException Locked="false" Priority="61" Name="Light List Accent 1"/>
  <w:LsdException Locked="false" Priority="62" Name="Light Grid Accent 1"/>
  <w:LsdException Locked="false" Priority="63" Name="Medium Shading 1 Accent 1"/>
  <w:LsdException Locked="false" Priority="64" Name="Medium Shading 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="65" Name="Medium List 1 Accent 1"/>
  <w:LsdException Locked="false" SemiHidden="true" Name="Revision"/>
  <w:LsdException Locked="false" Priority="34" QFormat="true"
   Name="List Paragraph"/>
  <w:LsdException Locked="false" Priority="29" QFormat="true" Name="Quote"/>
  <w:LsdException Locked="false" Priority="30" QFormat="true"
   Name="Intense Quote"/>
  <w:LsdException Locked="false" Priority="66" Name="Medium List 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="67" Name="Medium Grid 1 Accent 1"/>
  <w:LsdException Locked="false" Priority="68" Name="Medium Grid 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="69" Name="Medium Grid 3 Accent 1"/>
  <w:LsdException Locked="false" Priority="70" Name="Dark List Accent 1"/>
  <w:LsdException Locked="false" Priority="71" Name="Colorful Shading Accent 1"/>
  <w:LsdException Locked="false" Priority="72" Name="Colorful List Accent 1"/>
  <w:LsdException Locked="false" Priority="73" Name="Colorful Grid Accent 1"/>
  <w:LsdException Locked="false" Priority="60" Name="Light Shading Accent 2"/>
  <w:LsdException Locked="false" Priority="61" Name="Light List Accent 2"/>
  <w:LsdException Locked="false" Priority="62" Name="Light Grid Accent 2"/>
  <w:LsdException Locked="false" Priority="63" Name="Medium Shading 1 Accent 2"/>
  <w:LsdException Locked="false" Priority="64" Name="Medium Shading 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="65" Name="Medium List 1 Accent 2"/>
  <w:LsdException Locked="false" Priority="66" Name="Medium List 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="67" Name="Medium Grid 1 Accent 2"/>
  <w:LsdException Locked="false" Priority="68" Name="Medium Grid 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="69" Name="Medium Grid 3 Accent 2"/>
  <w:LsdException Locked="false" Priority="70" Name="Dark List Accent 2"/>
  <w:LsdException Locked="false" Priority="71" Name="Colorful Shading Accent 2"/>
  <w:LsdException Locked="false" Priority="72" Name="Colorful List Accent 2"/>
  <w:LsdException Locked="false" Priority="73" Name="Colorful Grid Accent 2"/>
  <w:LsdException Locked="false" Priority="60" Name="Light Shading Accent 3"/>
  <w:LsdException Locked="false" Priority="61" Name="Light List Accent 3"/>
  <w:LsdException Locked="false" Priority="62" Name="Light Grid Accent 3"/>
  <w:LsdException Locked="false" Priority="63" Name="Medium Shading 1 Accent 3"/>
  <w:LsdException Locked="false" Priority="64" Name="Medium Shading 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="65" Name="Medium List 1 Accent 3"/>
  <w:LsdException Locked="false" Priority="66" Name="Medium List 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="67" Name="Medium Grid 1 Accent 3"/>
  <w:LsdException Locked="false" Priority="68" Name="Medium Grid 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="69" Name="Medium Grid 3 Accent 3"/>
  <w:LsdException Locked="false" Priority="70" Name="Dark List Accent 3"/>
  <w:LsdException Locked="false" Priority="71" Name="Colorful Shading Accent 3"/>
  <w:LsdException Locked="false" Priority="72" Name="Colorful List Accent 3"/>
  <w:LsdException Locked="false" Priority="73" Name="Colorful Grid Accent 3"/>
  <w:LsdException Locked="false" Priority="60" Name="Light Shading Accent 4"/>
  <w:LsdException Locked="false" Priority="61" Name="Light List Accent 4"/>
  <w:LsdException Locked="false" Priority="62" Name="Light Grid Accent 4"/>
  <w:LsdException Locked="false" Priority="63" Name="Medium Shading 1 Accent 4"/>
  <w:LsdException Locked="false" Priority="64" Name="Medium Shading 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="65" Name="Medium List 1 Accent 4"/>
  <w:LsdException Locked="false" Priority="66" Name="Medium List 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="67" Name="Medium Grid 1 Accent 4"/>
  <w:LsdException Locked="false" Priority="68" Name="Medium Grid 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="69" Name="Medium Grid 3 Accent 4"/>
  <w:LsdException Locked="false" Priority="70" Name="Dark List Accent 4"/>
  <w:LsdException Locked="false" Priority="71" Name="Colorful Shading Accent 4"/>
  <w:LsdException Locked="false" Priority="72" Name="Colorful List Accent 4"/>
  <w:LsdException Locked="false" Priority="73" Name="Colorful Grid Accent 4"/>
  <w:LsdException Locked="false" Priority="60" Name="Light Shading Accent 5"/>
  <w:LsdException Locked="false" Priority="61" Name="Light List Accent 5"/>
  <w:LsdException Locked="false" Priority="62" Name="Light Grid Accent 5"/>
  <w:LsdException Locked="false" Priority="63" Name="Medium Shading 1 Accent 5"/>
  <w:LsdException Locked="false" Priority="64" Name="Medium Shading 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="65" Name="Medium List 1 Accent 5"/>
  <w:LsdException Locked="false" Priority="66" Name="Medium List 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="67" Name="Medium Grid 1 Accent 5"/>
  <w:LsdException Locked="false" Priority="68" Name="Medium Grid 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="69" Name="Medium Grid 3 Accent 5"/>
  <w:LsdException Locked="false" Priority="70" Name="Dark List Accent 5"/>
  <w:LsdException Locked="false" Priority="71" Name="Colorful Shading Accent 5"/>
  <w:LsdException Locked="false" Priority="72" Name="Colorful List Accent 5"/>
  <w:LsdException Locked="false" Priority="73" Name="Colorful Grid Accent 5"/>
  <w:LsdException Locked="false" Priority="60" Name="Light Shading Accent 6"/>
  <w:LsdException Locked="false" Priority="61" Name="Light List Accent 6"/>
  <w:LsdException Locked="false" Priority="62" Name="Light Grid Accent 6"/>
  <w:LsdException Locked="false" Priority="63" Name="Medium Shading 1 Accent 6"/>
  <w:LsdException Locked="false" Priority="64" Name="Medium Shading 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="65" Name="Medium List 1 Accent 6"/>
  <w:LsdException Locked="false" Priority="66" Name="Medium List 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="67" Name="Medium Grid 1 Accent 6"/>
  <w:LsdException Locked="false" Priority="68" Name="Medium Grid 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="69" Name="Medium Grid 3 Accent 6"/>
  <w:LsdException Locked="false" Priority="70" Name="Dark List Accent 6"/>
  <w:LsdException Locked="false" Priority="71" Name="Colorful Shading Accent 6"/>
  <w:LsdException Locked="false" Priority="72" Name="Colorful List Accent 6"/>
  <w:LsdException Locked="false" Priority="73" Name="Colorful Grid Accent 6"/>
  <w:LsdException Locked="false" Priority="19" QFormat="true"
   Name="Subtle Emphasis"/>
  <w:LsdException Locked="false" Priority="21" QFormat="true"
   Name="Intense Emphasis"/>
  <w:LsdException Locked="false" Priority="31" QFormat="true"
   Name="Subtle Reference"/>
  <w:LsdException Locked="false" Priority="32" QFormat="true"
   Name="Intense Reference"/>
  <w:LsdException Locked="false" Priority="33" QFormat="true" Name="Book Title"/>
  <w:LsdException Locked="false" Priority="37" SemiHidden="true"
   UnhideWhenUsed="true" Name="Bibliography"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="true"
   UnhideWhenUsed="true" QFormat="true" Name="TOC Heading"/>
  <w:LsdException Locked="false" Priority="41" Name="Plain Table 1"/>
  <w:LsdException Locked="false" Priority="42" Name="Plain Table 2"/>
  <w:LsdException Locked="false" Priority="43" Name="Plain Table 3"/>
  <w:LsdException Locked="false" Priority="44" Name="Plain Table 4"/>
  <w:LsdException Locked="false" Priority="45" Name="Plain Table 5"/>
  <w:LsdException Locked="false" Priority="40" Name="Grid Table Light"/>
  <w:LsdException Locked="false" Priority="46" Name="Grid Table 1 Light"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark"/>
  <w:LsdException Locked="false" Priority="51" Name="Grid Table 6 Colorful"/>
  <w:LsdException Locked="false" Priority="52" Name="Grid Table 7 Colorful"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 1"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 1"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 1"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 1"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 1"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 1"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 2"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 2"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 2"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 2"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 2"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 2"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 3"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 3"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 3"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 3"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 3"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 3"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 4"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 4"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 4"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 4"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 4"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 4"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 5"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 5"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 5"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 5"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 5"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 5"/>
  <w:LsdException Locked="false" Priority="46"
   Name="Grid Table 1 Light Accent 6"/>
  <w:LsdException Locked="false" Priority="47" Name="Grid Table 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="48" Name="Grid Table 3 Accent 6"/>
  <w:LsdException Locked="false" Priority="49" Name="Grid Table 4 Accent 6"/>
  <w:LsdException Locked="false" Priority="50" Name="Grid Table 5 Dark Accent 6"/>
  <w:LsdException Locked="false" Priority="51"
   Name="Grid Table 6 Colorful Accent 6"/>
  <w:LsdException Locked="false" Priority="52"
   Name="Grid Table 7 Colorful Accent 6"/>
  <w:LsdException Locked="false" Priority="46" Name="List Table 1 Light"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark"/>
  <w:LsdException Locked="false" Priority="51" Name="List Table 6 Colorful"/>
  <w:LsdException Locked="false" Priority="52" Name="List Table 7 Colorful"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 1"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 1"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 1"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 1"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 1"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 1"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 2"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 2"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 2"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 2"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 2"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 2"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 3"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 3"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 3"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 3"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 3"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 3"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 4"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 4"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 4"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 4"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 4"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 4"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 5"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 5"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 5"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 5"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 5"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 5"/>
  <w:LsdException Locked="false" Priority="46"
   Name="List Table 1 Light Accent 6"/>
  <w:LsdException Locked="false" Priority="47" Name="List Table 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="48" Name="List Table 3 Accent 6"/>
  <w:LsdException Locked="false" Priority="49" Name="List Table 4 Accent 6"/>
  <w:LsdException Locked="false" Priority="50" Name="List Table 5 Dark Accent 6"/>
  <w:LsdException Locked="false" Priority="51"
   Name="List Table 6 Colorful Accent 6"/>
  <w:LsdException Locked="false" Priority="52"
   Name="List Table 7 Colorful Accent 6"/>
 </w:LatentStyles>
</xml><![endif]-->
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:Wingdings;
	panose-1:5 0 0 0 0 0 0 0 0 0;
	mso-font-charset:2;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:0 268435456 0 0 -2147483648 0;}
@font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;
	mso-font-charset:0;
	mso-generic-font-family:roman;
	mso-font-pitch:variable;
	mso-font-signature:-536869121 1107305727 33554432 0 415 0;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:-469750017 -1073732485 9 0 511 0;}
@font-face
	{font-family:"Segoe UI";
	panose-1:2 11 5 2 4 2 4 2 2 3;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:-469750017 -1073683329 9 0 511 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
h1
	{mso-style-priority:9;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-next:Normal;
	margin-top:20.0pt;
	margin-right:0in;
	margin-bottom:6.0pt;
	margin-left:0in;
	line-height:115%;
	mso-pagination:widow-orphan lines-together;
	page-break-after:avoid;
	mso-outline-level:1;
	font-size:20.0pt;
	font-family:"Times New Roman",serif;
	mso-bidi-font-family:Arial;
	mso-font-kerning:0pt;
	mso-ansi-language:EN;
	mso-bidi-font-weight:normal;}
h2
	{mso-style-priority:9;
	mso-style-qformat:yes;
	mso-style-next:Normal;
	margin-top:6.0pt;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:0in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan lines-together;
	page-break-after:avoid;
	mso-outline-level:2;
	font-size:16.0pt;
	font-family:"Times New Roman",serif;
	mso-bidi-font-family:Arial;
	mso-ansi-language:EN;
	mso-bidi-font-weight:normal;
	font-style:italic;
	mso-bidi-font-style:normal;}
h3
	{mso-style-priority:9;
	mso-style-qformat:yes;
	mso-style-next:Normal;
	margin:0in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan lines-together;
	page-break-after:avoid;
	mso-outline-level:3;
	font-size:14.0pt;
	font-family:"Times New Roman",serif;
	mso-bidi-font-family:Arial;
	color:#434343;
	mso-ansi-language:EN;
	mso-bidi-font-weight:normal;
	font-style:italic;
	mso-bidi-font-style:normal;}
h4
	{mso-style-priority:9;
	mso-style-qformat:yes;
	mso-style-next:Normal;
	margin-top:14.0pt;
	margin-right:0in;
	margin-bottom:4.0pt;
	margin-left:0in;
	line-height:115%;
	mso-pagination:widow-orphan lines-together;
	page-break-after:avoid;
	mso-outline-level:4;
	font-size:12.0pt;
	font-family:"Arial",sans-serif;
	color:#666666;
	mso-ansi-language:EN;
	font-weight:normal;}
h5
	{mso-style-noshow:yes;
	mso-style-priority:9;
	mso-style-qformat:yes;
	mso-style-next:Normal;
	margin-top:12.0pt;
	margin-right:0in;
	margin-bottom:4.0pt;
	margin-left:0in;
	line-height:115%;
	mso-pagination:widow-orphan lines-together;
	page-break-after:avoid;
	mso-outline-level:5;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	color:#666666;
	mso-ansi-language:EN;
	font-weight:normal;}
h6
	{mso-style-noshow:yes;
	mso-style-priority:9;
	mso-style-qformat:yes;
	mso-style-next:Normal;
	margin-top:12.0pt;
	margin-right:0in;
	margin-bottom:4.0pt;
	margin-left:0in;
	line-height:115%;
	mso-pagination:widow-orphan lines-together;
	page-break-after:avoid;
	mso-outline-level:6;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	color:#666666;
	mso-ansi-language:EN;
	font-weight:normal;
	font-style:italic;
	mso-bidi-font-style:normal;}
p.MsoToc1, li.MsoToc1, div.MsoToc1
	{mso-style-update:auto;
	mso-style-priority:39;
	mso-style-next:Normal;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:5.0pt;
	margin-left:0in;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
p.MsoToc2, li.MsoToc2, div.MsoToc2
	{mso-style-update:auto;
	mso-style-priority:39;
	mso-style-next:Normal;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:5.0pt;
	margin-left:11.0pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
p.MsoToc3, li.MsoToc3, div.MsoToc3
	{mso-style-update:auto;
	mso-style-priority:39;
	mso-style-next:Normal;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:5.0pt;
	margin-left:22.0pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
p.MsoCommentText, li.MsoCommentText, div.MsoCommentText
	{mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-link:"Comment Text Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
span.MsoCommentReference
	{mso-style-noshow:yes;
	mso-style-priority:99;
	mso-ansi-font-size:8.0pt;
	mso-bidi-font-size:8.0pt;}
p.MsoTitle, li.MsoTitle, div.MsoTitle
	{mso-style-priority:10;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-next:Normal;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:3.0pt;
	margin-left:0in;
	line-height:115%;
	mso-pagination:widow-orphan lines-together;
	page-break-after:avoid;
	font-size:26.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
p.MsoSubtitle, li.MsoSubtitle, div.MsoSubtitle
	{mso-style-priority:11;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-next:Normal;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:16.0pt;
	margin-left:0in;
	line-height:115%;
	mso-pagination:widow-orphan lines-together;
	page-break-after:avoid;
	font-size:15.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	color:#666666;
	mso-ansi-language:EN;}
a:link, span.MsoHyperlink
	{mso-style-priority:99;
	color:blue;
	mso-themecolor:hyperlink;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{mso-style-noshow:yes;
	mso-style-priority:99;
	color:purple;
	mso-themecolor:followedhyperlink;
	text-decoration:underline;
	text-underline:single;}
p.MsoCommentSubject, li.MsoCommentSubject, div.MsoCommentSubject
	{mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-parent:"Comment Text";
	mso-style-link:"Comment Subject Char";
	mso-style-next:"Comment Text";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;
	font-weight:bold;}
p.MsoAcetate, li.MsoAcetate, div.MsoAcetate
	{mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-link:"Balloon Text Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:9.0pt;
	font-family:"Segoe UI",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
p.MsoListParagraph, li.MsoListParagraph, div.MsoListParagraph
	{mso-style-priority:34;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:.5in;
	margin-bottom:.0001pt;
	mso-add-space:auto;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
p.MsoListParagraphCxSpFirst, li.MsoListParagraphCxSpFirst, div.MsoListParagraphCxSpFirst
	{mso-style-priority:34;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-type:export-only;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:.5in;
	margin-bottom:.0001pt;
	mso-add-space:auto;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
p.MsoListParagraphCxSpMiddle, li.MsoListParagraphCxSpMiddle, div.MsoListParagraphCxSpMiddle
	{mso-style-priority:34;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-type:export-only;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:.5in;
	margin-bottom:.0001pt;
	mso-add-space:auto;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
p.MsoListParagraphCxSpLast, li.MsoListParagraphCxSpLast, div.MsoListParagraphCxSpLast
	{mso-style-priority:34;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-type:export-only;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:.5in;
	margin-bottom:.0001pt;
	mso-add-space:auto;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	mso-fareast-font-family:Arial;
	mso-ansi-language:EN;}
p.MsoTocHeading, li.MsoTocHeading, div.MsoTocHeading
	{mso-style-priority:39;
	mso-style-qformat:yes;
	mso-style-parent:"Heading 1";
	mso-style-next:Normal;
	margin-top:12.0pt;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:0in;
	margin-bottom:.0001pt;
	line-height:107%;
	mso-pagination:widow-orphan lines-together;
	page-break-after:avoid;
	font-size:16.0pt;
	font-family:"Calibri",sans-serif;
	mso-ascii-font-family:Calibri;
	mso-ascii-theme-font:major-latin;
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:major-fareast;
	mso-hansi-font-family:Calibri;
	mso-hansi-theme-font:major-latin;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:major-bidi;
	color:#365F91;
	mso-themecolor:accent1;
	mso-themeshade:191;}
span.BalloonTextChar
	{mso-style-name:"Balloon Text Char";
	mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:"Balloon Text";
	mso-ansi-font-size:9.0pt;
	mso-bidi-font-size:9.0pt;
	font-family:"Segoe UI",sans-serif;
	mso-ascii-font-family:"Segoe UI";
	mso-hansi-font-family:"Segoe UI";
	mso-bidi-font-family:"Segoe UI";}
span.CommentTextChar
	{mso-style-name:"Comment Text Char";
	mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:"Comment Text";
	mso-ansi-font-size:10.0pt;
	mso-bidi-font-size:10.0pt;}
span.CommentSubjectChar
	{mso-style-name:"Comment Subject Char";
	mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-parent:"Comment Text Char";
	mso-style-link:"Comment Subject";
	mso-ansi-font-size:10.0pt;
	mso-bidi-font-size:10.0pt;
	font-weight:bold;}
span.UnresolvedMention
	{mso-style-name:"Unresolved Mention";
	mso-style-noshow:yes;
	mso-style-priority:99;
	color:#605E5C;
	background:#E1DFDD;}
.MsoChpDefault
	{mso-style-type:export-only;
	mso-default-props:yes;
	font-family:"Arial",sans-serif;
	mso-ascii-font-family:Arial;
	mso-fareast-font-family:Arial;
	mso-hansi-font-family:Arial;
	mso-bidi-font-family:Arial;
	mso-ansi-language:EN;}
.MsoPapDefault
	{mso-style-type:export-only;
	line-height:115%;}
@page WordSection1
	{size:8.5in 11.0in;
	margin:1.0in 1.0in 1.0in 1.0in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-page-numbers:1;
	mso-paper-source:0;}
div.WordSection1
	{page:WordSection1;}
 /* List Definitions */
 @list l0
	{mso-list-id:55786823;
	mso-list-type:hybrid;
	mso-list-template-ids:220109976 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l0:level2
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l0:level3
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l0:level4
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l0:level5
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l0:level6
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l0:level7
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l0:level8
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l0:level9
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l1
	{mso-list-id:264964877;
	mso-list-type:hybrid;
	mso-list-template-ids:1472878834 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l1:level2
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l1:level3
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l1:level4
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l1:level5
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l1:level6
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l1:level7
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l1:level8
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l1:level9
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l2
	{mso-list-id:348607605;
	mso-list-type:hybrid;
	mso-list-template-ids:-1411755724 67698703 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@list l2:level1
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level2
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l2:level3
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l2:level4
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l2:level5
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l2:level6
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l2:level7
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l2:level8
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l2:level9
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l3
	{mso-list-id:1248687055;
	mso-list-type:hybrid;
	mso-list-template-ids:792785054 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@list l3:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l3:level2
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l3:level3
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l3:level4
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l3:level5
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l3:level6
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l3:level7
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l3:level8
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l3:level9
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l4
	{mso-list-id:1520394271;
	mso-list-type:hybrid;
	mso-list-template-ids:-1688422584 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@list l4:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l4:level2
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l4:level3
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l4:level4
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l4:level5
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l4:level6
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l4:level7
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l4:level8
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l4:level9
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l5
	{mso-list-id:1731541460;
	mso-list-type:hybrid;
	mso-list-template-ids:1875430458 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@list l5:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l5:level2
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l5:level3
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l5:level4
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l5:level5
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l5:level6
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
@list l5:level7
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l5:level8
	{mso-level-number-format:bullet;
	mso-level-text:o;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:"Courier New";}
@list l5:level9
	{mso-level-number-format:bullet;
	mso-level-text:\F0A7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Wingdings;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Arial",sans-serif;
	mso-ansi-language:EN;}
table.MsoTableGrid
	{mso-style-name:"Table Grid";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-priority:39;
	mso-style-unhide:no;
	border:solid windowtext 1.0pt;
	mso-border-alt:solid windowtext .5pt;
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-border-insideh:.5pt solid windowtext;
	mso-border-insidev:.5pt solid windowtext;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Cambria",serif;
	mso-ascii-font-family:Cambria;
	mso-ascii-theme-font:minor-latin;
	mso-fareast-font-family:Cambria;
	mso-fareast-theme-font:minor-latin;
	mso-hansi-font-family:Cambria;
	mso-hansi-theme-font:minor-latin;
	mso-bidi-font-family:"Times New Roman";
	mso-bidi-theme-font:minor-bidi;}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="1026"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>

<div class=WordSection1>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN
style='font-size:48.0pt;line-height:115%;font-family:"Times New Roman",serif'>WIMP
AVR<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN
style='font-size:48.0pt;line-height:115%;font-family:"Times New Roman",serif'>Technical
User Guide<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN><a
href="AVR%20Top%20Level.pdf"><span style='font-size:20.0pt;line-height:115%;
font-family:"Times New Roman",serif'>AVR Top Level</span></a></span><span
lang=EN style='font-size:20.0pt;line-height:115%;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<w:Sdt SdtDocPart="t" DocPartType="Table of Contents" DocPartUnique="t"
 ID="-636497534">
 <p class=MsoTocHeading>Contents (Click to Jump to Section)<span lang=EN
 style='font-size:11.0pt;line-height:107%;mso-ascii-font-family:Arial;
 mso-fareast-font-family:Arial;mso-hansi-font-family:Arial;mso-bidi-font-family:
 Arial;color:windowtext;mso-ansi-language:EN'><w:sdtPr></w:sdtPr></span></p>
 <p class=MsoToc1 style='tab-stops:right dotted 467.5pt'><!--[if supportFields]><span
 lang=EN><span style='mso-element:field-begin'></span><span
 style='mso-spacerun:yes'></span>TOC \o &quot;1-3&quot; \h \z \u <span
 style='mso-element:field-separator'></span></span><![endif]--><span lang=EN><a
 href="#_Toc34589205"><span style='mso-no-proof:yes'>Design Methodology</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589205 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>2<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200300035000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc1 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589206"><span style='mso-no-proof:yes'>Processor Design</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589206 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>5<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200300036000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc2 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589207"><span style='mso-no-proof:yes'>State Machine</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589207 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>5<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200300037000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc2 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589208"><span style='mso-no-proof:yes'>Control Unit</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'> </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589208 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>8<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200300038000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc3 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589209"><span style='mso-no-proof:yes'>Reset</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'> </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589209 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>8<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200300039000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc3 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589210"><span style='mso-no-proof:yes'>Program Counter and
 Instruction Register</span><span style='color:windowtext;display:none;
 mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:none'><span
 style='mso-tab-count:1 dotted'> </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589210 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>8<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310030000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc3 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589211"><span style='mso-no-proof:yes'>PC ALU and the branch
 instructions</span><span style='color:windowtext;display:none;mso-hide:screen;
 mso-no-proof:yes;text-decoration:none;text-underline:none'><span
 style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589211 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>8<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310031000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc2 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589212"><span style='mso-no-proof:yes'>Data Router (DR)
 Multiplexer</span><span style='color:windowtext;display:none;mso-hide:screen;
 mso-no-proof:yes;text-decoration:none;text-underline:none'><span
 style='mso-tab-count:1 dotted'> </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589212 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>9<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310032000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc2 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589213"><span style='mso-no-proof:yes'>ALU Instructions</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589213 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>9<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310033000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc3 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589214"><span style='mso-no-proof:yes'>Status instructions</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589214 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>9<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310034000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc3 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589215"><span style='mso-no-proof:yes'>Move and Load Instructions</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589215 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>10<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310035000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc1 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589216"><span style='mso-no-proof:yes'>Additional Design Features</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589216 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>12<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310036000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc2 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589217"><span style='mso-no-proof:yes'>Processor Operation
 Features</span><span style='color:windowtext;display:none;mso-hide:screen;
 mso-no-proof:yes;text-decoration:none;text-underline:none'><span
 style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589217 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>12<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310037000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc2 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589218"><span style='mso-no-proof:yes'>Processor Programming
 Features:</span><span style='color:windowtext;display:none;mso-hide:screen;
 mso-no-proof:yes;text-decoration:none;text-underline:none'><span
 style='mso-tab-count:1 dotted'> </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589218 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>14<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310038000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoToc1 style='tab-stops:right dotted 467.5pt'><span lang=EN><a
 href="#_Toc34589219"><span style='mso-no-proof:yes'>YouTube Videos</span><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-tab-count:1 dotted'>. </span></span><!--[if supportFields]><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'><span style='mso-element:field-begin'></span>
 PAGEREF _Toc34589219 \h <span style='mso-element:field-separator'></span></span><![endif]--><span
 style='color:windowtext;display:none;mso-hide:screen;mso-no-proof:yes;
 text-decoration:none;text-underline:none'>15<!--[if gte mso 9]><xml>
  <w:data>08D0C9EA79F9BACE118C8200AA004BA90B02000000080000000D0000005F0054006F006300330034003500380039003200310039000000</w:data>
 </xml><![endif]--></span><!--[if supportFields]><span style='color:windowtext;
 display:none;mso-hide:screen;mso-no-proof:yes;text-decoration:none;text-underline:
 none'><span style='mso-element:field-end'></span></span><![endif]--></a><span
 style='mso-no-proof:yes'><o:p></o:p></span></span></p>
 <p class=MsoNormal><!--[if supportFields]><b><span lang=EN style='mso-no-proof:
 yes'><span style='mso-element:field-end'></span></span></b><![endif]--><span
 lang=EN><o:p>&nbsp;</o:p></span></p>
</w:Sdt>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN
style='font-size:26.0pt;line-height:115%;font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<span lang=EN style='font-size:11.0pt;line-height:115%;font-family:"Arial",sans-serif;
mso-fareast-font-family:Arial;mso-ansi-language:EN;mso-fareast-language:EN-US;
mso-bidi-language:AR-SA'><br clear=all style='mso-special-character:line-break;
page-break-before:always'>
</span>

<p class=MsoNormal align=center style='text-align:center'><b style='mso-bidi-font-weight:
normal'><span lang=EN style='font-size:20.0pt;line-height:115%;font-family:
"Times New Roman",serif;mso-bidi-font-family:Arial'><o:p>&nbsp;</o:p></span></b></p>

<h1><a name="_Toc34589205"><span lang=EN>Design Methodology</span></a></h1>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>The WIMPAVR processor instruction, as shown in Figure 1, is
a subset of the overall AVR instruction set [12]. The choice of instructions was
kept similar to the WIMP51 instruction set [1] and has a complement of data
transfer, logical, arithmetic and branch instructions sufficient for a
mini-processor operation. The architecture of the microprocessor was designed
based on the block diagram in Figure 2.<o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-ansi-language:EN-US;mso-no-proof:yes'><v:shapetype id="_x0000_t75"
 coordsize="21600,21600" o:spt="75" o:preferrelative="t" path="m@4@5l@4@11@9@11@9@5xe"
 filled="f" stroked="f">
 <v:stroke joinstyle="miter"/>
 <v:formulas>
  <v:f eqn="if lineDrawn pixelLineWidth 0"/>
  <v:f eqn="sum @0 1 0"/>
  <v:f eqn="sum 0 0 @1"/>
  <v:f eqn="prod @2 1 2"/>
  <v:f eqn="prod @3 21600 pixelWidth"/>
  <v:f eqn="prod @3 21600 pixelHeight"/>
  <v:f eqn="sum @0 0 1"/>
  <v:f eqn="prod @6 1 2"/>
  <v:f eqn="prod @7 21600 pixelWidth"/>
  <v:f eqn="sum @8 21600 0"/>
  <v:f eqn="prod @7 21600 pixelHeight"/>
  <v:f eqn="sum @10 21600 0"/>
 </v:formulas>
 <v:path o:extrusionok="f" gradientshapeok="t" o:connecttype="rect"/>
 <o:lock v:ext="edit" aspectratio="t"/>
</v:shapetype><v:shape id="image4.png" o:spid="_x0000_i1039" type="#_x0000_t75"
 style='width:468pt;height:185.25pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image001.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman"'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>Figure 1: WIMPAVR instruction set. The instruction set is
similar to the WIMP51 instruction set. But, each instruction is a 16-bit
instruction. The machine codes are from the actual AVR microprocessor
instruction set. <span style='mso-spacerun:yes'></span><span
style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-ansi-language:EN-US;mso-no-proof:yes'><v:shape id="image1.png" o:spid="_x0000_i1038"
 type="#_x0000_t75" style='width:468pt;height:320.25pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image002.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman"'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>Figure 2: WIMPAVR block diagram. Note, the enable signals
are grouped as control signals. <o:p></o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>The Program Memory (PM), as seen in Figure 1, is technically
not part of the processor and represents the code memory, which is implemented
using the available FPGA onboard SRAM chip. Different data paths, as seen in
Figure 1, are color coded to ease understanding of data flow. The processors
contains two ALUs, one to manipulate data and another to control the Program
Counter (PC). The Data Router (DR) allows the routing of 8-bit data from the
source to the destination depending on the executed instruction. The State
Machine (SM) and the Control Unit (CU) work together to generate the different
enable signals required to control the processors operation. Each unit, in the
block diagram, is composed of subsystems of digital logic circuits that process
inputs depending on the executed instruction. <o:p></o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>The layout of the top-level components was kept close to the
layout seen in the block diagram, Figure 1, which would in-turn ease system
visualization. Since schematic capture uses Block Diagram Files (BDF), students
can easily access the next lower-level logic for each block by double-clicking
top-level entity blocks. This feature allows then to easily understand how each
top-level entity complex block is made up for sub-block all the way down to
gate-level logic. An example of the multi-layered system block can be seen in Figure
3 for the DR block. <o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-ansi-language:EN-US;mso-no-proof:yes'><v:shape id="image2.png" o:spid="_x0000_i1037"
 type="#_x0000_t75" style='width:468pt;height:402pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image003.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman"'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>Figure 3. Multi-layered DR block<o:p></o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>The top level DR block is composed of 16 4:1 multiplexers to
multiplex four different 16-bit values. Each of these 4:1 multiplexers is a
subsystem which can be opened to observe the digital logic circuit used to
create the 4:1 multiplexer. <o:p></o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>This facility, also, allows students to visualize that a
simple block can be used in multiple locations on a higher level. For example,
one key sub-system, in the design of the WIMPAVR, is the self-loop block. The
self-loop block allows a 1-bit memory element to either hold the current memory
content or allow new information to enter the memory element, and is based on a
2:1 multiplexer. This 1-bit memory element is used to implement multiple
components such 8-bit internal data registers, 16-bit Instruction Register (IR)
and Program Counter (PC) and the different flags seen in Figure 2. <span
style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<span lang=EN style='font-size:12.0pt;line-height:115%;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman";mso-ansi-language:EN;mso-fareast-language:
EN-US;mso-bidi-language:AR-SA'><br clear=all style='mso-special-character:line-break;
page-break-before:always'>
</span>

<p class=MsoNormal><span lang=EN style='font-size:12.0pt;line-height:115%;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><o:p>&nbsp;</o:p></span></p>

<h1><a name="_Toc34589206"><span lang=EN>Processor Design</span></a></h1>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>The AVR processor
is a two stage pipeline [5] which means that the processor has two basic states:
build and fetch/execute. When the processor is turned on, it is in the build
state, which allows for the pipeline to be created. As long as the IR does not
contain a branch instruction, the processor stays in the fetch/execute state.
The execution of each instruction takes exactly one clock cycle. During the
fetch/execute state, the processor must make a decision whether to stay in the
fetch/execute state or rebuild the pipeline. If the IR contains a branch
instruction and if the branch condition, if any, is not satisfied, the processor
stays in the fetch/execute state. If the branch condition is satisfied, the
processor moves back to the build state to rebuild the pipeline, in which it
fetches an instruction from the branch location and incurs a branch penalty,
which in turn is for one clock cycle.<span style='mso-spacerun:yes'> </span><o:p></o:p></span></p>

<h2><a name="_Toc34589207"><span lang=EN>State Machine</span></a><span
style='mso-bookmark:_Toc34589207'></span><span lang=EN style='font-weight:normal'><o:p></o:p></span></h2>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif'><span style='mso-tab-count:1'> </span>The
AVR processor has two basic states. Therefore, only one state bit is needed for
the state machine. In order to facilitate the processor creation and simplify
its understanding, two additional states were incorporated. Of these four
states, shown below, only three states are part of the process operation.<o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><!--[if gte msEquation 12]><m:oMathPara><m:oMath><span
  lang=EN style='font-size:12.0pt;font-family:"Cambria Math",serif;mso-bidi-font-family:
  "Times New Roman"'><m:r><m:rPr><m:scr m:val="roman"/><m:sty m:val="p"/></m:rPr>000-Idle</m:r></span></m:oMath></m:oMathPara><![endif]--><![if !msEquation]><span
lang=EN style='font-size:11.0pt;line-height:115%;font-family:"Arial",sans-serif;
mso-fareast-font-family:Arial;mso-ansi-language:EN;mso-fareast-language:EN-US;
mso-bidi-language:AR-SA'><v:shape id="_x0000_i1025" type="#_x0000_t75" style='width:54pt;
 height:16.5pt'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image004.png"
  o:title="" chromakey="white"/>
</v:shape></span><![endif]><span lang=EN style='font-size:12.0pt;font-family:
"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:
minor-fareast'><o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><!--[if gte msEquation 12]><m:oMathPara><m:oMath><span
  lang=EN style='font-size:12.0pt;font-family:"Cambria Math",serif;mso-bidi-font-family:
  "Times New Roman"'><m:r><m:rPr><m:scr m:val="roman"/><m:sty m:val="p"/></m:rPr>001-Build
   from Power on </m:r></span></m:oMath></m:oMathPara><![endif]--><![if !msEquation]><span
lang=EN style='font-size:11.0pt;line-height:115%;font-family:"Arial",sans-serif;
mso-fareast-font-family:Arial;mso-ansi-language:EN;mso-fareast-language:EN-US;
mso-bidi-language:AR-SA'><v:shape id="_x0000_i1025" type="#_x0000_t75" style='width:143.25pt;
 height:16.5pt'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image005.png"
  o:title="" chromakey="white"/>
</v:shape></span><![endif]><span lang=EN style='font-size:12.0pt;font-family:
"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:
minor-fareast'><o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><!--[if gte msEquation 12]><m:oMathPara><m:oMath><span
  lang=EN style='font-size:12.0pt;font-family:"Cambria Math",serif;mso-fareast-font-family:
  "Times New Roman";mso-fareast-theme-font:minor-fareast;mso-bidi-font-family:
  "Times New Roman"'><m:r><m:rPr><m:scr m:val="roman"/><m:sty m:val="p"/></m:rPr>011-Fetch/Execute</m:r></span></m:oMath></m:oMathPara><![endif]--><![if !msEquation]><span
lang=EN style='font-size:11.0pt;line-height:115%;font-family:"Arial",sans-serif;
mso-fareast-font-family:Arial;mso-ansi-language:EN;mso-fareast-language:EN-US;
mso-bidi-language:AR-SA'><v:shape id="_x0000_i1025" type="#_x0000_t75" style='width:108.75pt;
 height:16.5pt'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image006.png"
  o:title="" chromakey="white"/>
</v:shape></span><![endif]><span lang=EN style='font-size:12.0pt;font-family:
"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:
minor-fareast'><o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><!--[if gte msEquation 12]><m:oMathPara><m:oMath><span
  lang=EN style='font-size:12.0pt;font-family:"Cambria Math",serif;mso-fareast-font-family:
  "Times New Roman";mso-fareast-theme-font:minor-fareast;mso-bidi-font-family:
  "Times New Roman"'><m:r><m:rPr><m:scr m:val="roman"/><m:sty m:val="p"/></m:rPr>101-Build
   from Branch</m:r></span></m:oMath></m:oMathPara><![endif]--><![if !msEquation]><span
lang=EN style='font-size:11.0pt;line-height:115%;font-family:"Arial",sans-serif;
mso-fareast-font-family:Arial;mso-ansi-language:EN;mso-fareast-language:EN-US;
mso-bidi-language:AR-SA'><v:shape id="_x0000_i1025" type="#_x0000_t75" style='width:128.25pt;
 height:16.5pt'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image007.png"
  o:title="" chromakey="white"/>
</v:shape></span><![endif]><span lang=EN style='font-size:12.0pt;font-family:
"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:
minor-fareast'><o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-fareast-theme-font:minor-fareast'><span style='mso-tab-count:1'> </span>Three
state bits, to represent 4 states, were chosen to ease the design of control
signals. <span style='mso-spacerun:yes'></span></span><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'><span
style='mso-spacerun:yes'></span></span><b style='mso-bidi-font-weight:normal'><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p></o:p></span></b></p>

<p class=MsoListParagraphCxSpFirst style='text-indent:-.25in;line-height:normal;
mso-list:l4 level1 lfo1'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><b style='mso-bidi-font-weight:normal'><i
style='mso-bidi-font-style:normal'><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'>Idle State (000)</span></i></b><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'>: When the
processor is first turned on, the state machine will start in the idle state.
In this state, processor is off and will not read or operate any instructions.
The state machine will continue to be in the idle state until the processor is
turned on. The processor is turned on by turning on the master switch located
on the FPGA board. When the master switch is turned on, the state machine will
remain in the idle state and only move to the build state at the next clock
edge. The master switch allows the user to reset the processor and return to
the idle state at any point of its operation. <b style='mso-bidi-font-weight:
normal'><i style='mso-bidi-font-style:normal'><o:p></o:p></i></b></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l4 level1 lfo1'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><b style='mso-bidi-font-weight:normal'><i
style='mso-bidi-font-style:normal'><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'>Build State (001)</span></i></b><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'>: The
state machine can only transition to the build state after the master switch
SW17 has been turned on in the idle state for one clock cycle. In the build
state, the AVR processor fetches the instruction, from the program memory, at
the PC address, into the IR. Initially (transition from idle state), the PC
will be at zero. No instructions are executed during this step. The PC increments
by one at the end of the build state. After this step, the state machine will
move to the fetch/execute state, unless the master switch is turned off, then
the state machine will return to the idle state. The state machine will never
be in the build state for consecutive clock cycles. <o:p></o:p></span></p>

<p class=MsoListParagraphCxSpLast style='text-indent:-.25in;line-height:normal;
mso-list:l4 level1 lfo1'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><b style='mso-bidi-font-weight:normal'><i
style='mso-bidi-font-style:normal'><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'>Fetch/Execute (011)</span></i></b><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'>: The
state machine will transition to the Fetch/Execute state after the Build state
as long as the master switch remains on. In the Fetch/Execute state, the instruction,
loaded in the IR, is executed. The CU generates the necessary control signals
to allow the data path components to execute the current instruction. <span
style='mso-spacerun:yes'></span>In addition, </span><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>the processor will
fetch the next instruction at the updated PC address from the previous state. Depending
on the type of the instruction, the next state of the processor will change. Consider
the timing diagram shown in Figure 4, which shows the operation as long as the
branch instructions, as seen in Figure 1, do not show up. </span><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='margin-left:.25in;text-align:center;
line-height:normal'><span style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-ansi-language:EN-US;mso-no-proof:yes'><v:shape id="Picture_x0020_2" o:spid="_x0000_i1036"
 type="#_x0000_t75" style='width:291.75pt;height:168.75pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image008.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='margin-left:.25in;text-align:center;
line-height:normal'><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal align=center style='margin-left:.25in;text-align:center;
line-height:normal'><span lang=EN style='font-family:"Times New Roman",serif'>Figure
4: Timing diagram for a sub-program, which does not include branch instruction<o:p></o:p></span></p>

<p class=MsoNormal align=center style='margin-left:.25in;text-align:center;
line-height:normal'><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>As seen in Figure
4, at the end of the third clock cycle, instruction 0 has been executed (all
necessary registers are updated), and the instruction 1 has shown up in IR. The
processor stays in the Fetch/Execute state as long as the current and
subsequent instructions are not branch instructions. Now consider a typical
timing diagram shown in Figure 5.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-ansi-language:
EN-US;mso-no-proof:yes'><v:shape id="_x0000_i1035" type="#_x0000_t75" style='width:351pt;
 height:192.75pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image009.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif'>Figure 5: Timing diagram
for a sub-program, which includes a branch instruction. But the branch
condition, if any, is unsatisfied. <o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>At the end of the
third clock cycle, as before, instruction 0 has been executed and instruction
1, which is now a conditional branch instruction, has entered the IR. The
processor stays in the Fetch/Execute state in the fourth clock cycle. Since the
condition is not satisfied, which is the case here, at the end of the fourth
clock cycle, appropriate updates are made and instruction 2 has entered IR. </span><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>If the master switch is
off and a reset button, on the FPGA board, is pressed, the processor will
return to the idle state. In general, the processor will return to
Fetch/Execute, if it not already in this state, and will stay in the
Fetch/Execute state for consecutive clock cycles as long as no branch
instructions are successfully executed and the master switch is on. This
facility allows the processor to achieve maximum throughput by executing 1
instruction per clock cycle.</span><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in;line-height:normal;
mso-list:l4 level1 lfo1'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><b style='mso-bidi-font-weight:normal'><i
style='mso-bidi-font-style:normal'><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-fareast-theme-font:minor-fareast'>Branch State (101)</span></i></b><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>: Consider the timing
diagram shown in Figure 6. <o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-ansi-language:
EN-US;mso-no-proof:yes'><v:shape id="_x0000_i1034" type="#_x0000_t75" style='width:367.5pt;
 height:202.5pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image010.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>Figure 6: </span><span
lang=EN style='font-family:"Times New Roman",serif'>Timing diagram for a
sub-program, which includes a branch instruction. But the branch condition, if
any, is satisfied.</span><span lang=EN style='font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='margin-left:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>As before, at the end
of the third clock cycle, instruction 0 has been executed and instruction 1,
which is a branch instruction, has entered IR. The processor stays in the
Fetch/Execute during the fourth clock cycle, during which the processor detects
that the branch instruction condition is satisfied. The PC during this clock
cycle is now pointing at instruction 2, which is the incorrect instruction. The
conditional branch instruction points to instruction 3 as the next instruction.
The processor will now enter the Branch state (101, also called Rebuild state
as seen in Figure 6) during the fifth clock cycle. PC is updated to point to
instruction 3, which enters the IR at the end of the fifth clock cycle. The
Branch State operates exactly the same as the Build state. The processor will
always return to the Fetch/Execute state after the Rebuild state. It is impossible
to remain in the branch state for consecutive clock cycles. Figure 6, also,
demonstrates the concept of branch penalty encountered in pipelined systems,
and for WIMPAVR </span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'>processors
2 stage pipeline the branch penalty is one clock cycle.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-left:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif'>The above discussed conceptual
timing diagrams are used to explain the expected processor timing analysis for
different types of instructions in the WIMPAVR instruction set. <o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<span lang=EN style='font-size:12.0pt;line-height:115%;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:minor-fareast;
mso-ansi-language:EN;mso-fareast-language:EN-US;mso-bidi-language:AR-SA'><br
clear=all style='mso-special-character:line-break;page-break-before:always'>
</span>

<p class=MsoNormal><span lang=EN style='font-size:12.0pt;line-height:115%;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-fareast-theme-font:minor-fareast'><o:p>&nbsp;</o:p></span></p>

<h2><a name="_Toc34589208"><span lang=EN>Control Unit</span></a></h2>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>The CU looks at
the instructions in the IR and decides what type of instruction is being
executed. There are five main types of instructions based on how the register
file responds to the instruction: ALU, Move, Load, Branch, and Status
instructions.<o:p></o:p></span></p>

<h3><a name="_Toc34589209"><span lang=EN>Reset</span></a></h3>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>An external push button
reset switch is included on the AVR processor. The reset is an active low input
and can only be activated if the master switch is off. The reset causes all
registers to reset to 0 the state machine to return to the idle state.<o:p></o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><b
style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:normal'><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p>&nbsp;</o:p></span></i></b></p>

<h3><a name="_Toc34589210"><span lang=EN>Program Counter and Instruction
Register</span></a></h3>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>The PC is a 16-bit
register that stores the <span style='mso-bidi-font-weight:bold'>address of the</span>
<span style='mso-bidi-font-weight:bold'>next</span> instruction to be executed.
The IR is a 16-bit register that stores the <span style='mso-bidi-font-weight:
bold'>current instruction</span> to be executed during Fetch/Execute. The
update of the PC and IR was discussed above in the timing diagrams shown in
Figures 4-6. <o:p></o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc34589211"><span lang=EN>PC ALU and the branch instructions</span></a></h3>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>The value of the
next PC address is controlled by the PC ALU. The PC ALU is enabled only when
the AVR processor is not in the idle state. Figure 7 shows the block diagram
for the PC ALU.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-ansi-language:
EN-US;mso-no-proof:yes'><v:shape id="_x0000_i1033" type="#_x0000_t75" style='width:366pt;
 height:211.5pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image011.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif'>Figure 7: PC ALU block
diagram.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>The PC ALU is used
to manipulate the PC for non-branch instructions, which require the PC to be
incremented each clock cycle and for two unique branch instructions: RJMP,
which allows for a 12-bit relative and unconditional jump, and BRBS(Z), which
allows for a 7-bit relative and conditional (if Z flag is set) jump. The PC ALU
is composed of a 16-bit ripple adder and a Jump Selection Block (JSB) as seen
in Figure 7. The 16-bit ripple adder is used to add the current PC address with
the data from the JSB to calculate the next PC address. The JSB is a 12-bit 2:1
multiplexer with an enable to route the necessary jump data. The enable (EN) of
the JSB is controlled by the branch signal, which is generated by the CU, to
determine if a branch instruction is decoded. If a branch instruction is not
decoded, the output of the JSB is zeros. The 16-bit adder increments the PC,
using carry in (C_IN) if the branch instruction is not decoded. <o:p></o:p></span></p>

<h2><a name="_Toc34589212"><span lang=EN>Data Router (DR) Multiplexer</span></a></h2>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>Figure 8 shows the
DR block diagram. The microprocessor accesses and moves data from three
different locations: the ALU data, immediate data from the instruction, and
data in the registers.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-ansi-language:
EN-US;mso-no-proof:yes'><v:shape id="_x0000_i1032" type="#_x0000_t75" style='width:321pt;
 height:177.75pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image012.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif'>Figure 8: The DR block,
which is an 8-bit 4:1 MUX<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>The destination is
always one of the ddddd registers defined in the opcode mentioned in Figure 1</span><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>. One notable
difference, as seen in the opcodes mentioned in Figure 1, is that LDI allows
data to be only written into 16 registers, where as other instructions can
write data into 32 registers. The self-loop path, seen in Figure 8, is the
default path used when the current instruction is neither LDI, MOV nor an ALU
instruction. <o:p></o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p>&nbsp;</o:p></span></p>

<h2><a name="_Toc34589213"><span lang=EN>ALU Instructions</span></a></h2>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>Figure 9 shows the
implemented ALU top-level block diagram. The ALU operates on two operands:
rrrrr and ddddd, which are 32 8-bit registers, and forms the internal RAM. After
an ALU instruction, the destination register defined by the five bit sequence
ddddd is updated with the output of the ALU. </span><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>ALU instructions can be
further divided into logic &amp; swap instructions, and arithmetic
instructions. An 8-bit 2:1 MUX, as seen in Figure 9, routes the ALU result,
depending on an ALU instruction, to the DR block, as seen in Figure 2. An
internal MUX, in the logic block, routes the correct logical instruction result
to the main 2:1 ALU MUX as seen in Figure 9. The Zero (Z) flag status bit is
required for the correct operation of the BRBS(Z) branch instruction. Figure 10
shows the block diagram of the Z flag update sub-system. The Z flag is updated
only after an add (ADC) instruction is executed and can work with any of 32
registers involved in the add instruction. <o:p></o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc34589214"><span lang=EN>Status instructions</span></a></h3>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>The Carry (C) flag,
which is the other status bit can be updated using the set and clear carry flag
instructions, as seen in Figure 1, or after the add instruction. Figure 11
shows the carry flag update sub-system block diagram. <o:p></o:p></span></p>

<span lang=EN style='font-size:12.0pt;line-height:115%;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:minor-fareast;
mso-ansi-language:EN;mso-fareast-language:EN-US;mso-bidi-language:AR-SA'><br
clear=all style='mso-special-character:line-break;page-break-before:always'>
</span>

<p class=MsoNormal><span lang=EN style='font-size:12.0pt;line-height:115%;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-fareast-theme-font:minor-fareast'><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc34589215"><span lang=EN>Move and Load Instructions</span></a></h3>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>Move instructions
do not use the ALU, and move data from a source register defined by rrrrr to
a destination register ddddd. The WIMPAVR has only one type of MOV
instruction as seen in Figure 1.</span><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-fareast-theme-font:minor-fareast'> Load instructions store immediate data,
located in the instruction itself, into a destination register ddddd without
using the ALU or a source register. The WIMP AVR has only one type of load
instruction that can only load data to registers 16-31. <span
style='mso-spacerun:yes'></span><o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-ansi-language:
EN-US;mso-no-proof:yes'><v:shape id="_x0000_i1031" type="#_x0000_t75" style='width:438pt;
 height:252.75pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image013.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif'>Figure 9: ALU block
diagram. <o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-ansi-language:
EN-US;mso-no-proof:yes'><v:shape id="Picture_x0020_4" o:spid="_x0000_i1030"
 type="#_x0000_t75" style='width:338.25pt;height:173.25pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image014.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif'>Figure 10: The Z Flag
sub-system. <o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast;mso-ansi-language:EN-US;
mso-no-proof:yes'><v:shape id="Picture_x0020_3" o:spid="_x0000_i1029" type="#_x0000_t75"
 style='width:312.75pt;height:166.5pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image015.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>Figure 11: The C flag
update sub-system. <o:p></o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>These instructions
operate on a designed 328 register file. </span><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>All data is stored
in the register file, and ALU operations can only be performed on data stored
in this register file</span><span lang=EN style='font-size:12.0pt;font-family:
"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:
minor-fareast'>. Figure 12 shows the block diagram of the created register
file. <o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-fareast-theme-font:minor-fareast'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span style='mso-ansi-language:
EN-US;mso-no-proof:yes'><v:shape id="Picture_x0020_15" o:spid="_x0000_i1028"
 type="#_x0000_t75" style='width:468pt;height:268.5pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image016.emz"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'>Figure 12: The 328
register file block diagram.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman";mso-fareast-theme-font:minor-fareast'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-fareast-theme-font:minor-fareast'><span style='mso-tab-count:1'> </span>The
destination address ddddd allows the program to write to one of the 32
registers. The two 8-bit 32:1 MUX, shown in Figure 12, allows the processor to
access data from two registers at a time, </span><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif'>using two 5-bit
codes: one to identify the source register </span><!--[if gte msEquation 12]><m:oMath><span
 lang=EN style='font-size:12.0pt;font-family:"Cambria Math",serif;mso-bidi-font-family:
 "Times New Roman"'><m:r><m:rPr><m:scr m:val="roman"/><m:sty m:val="p"/></m:rPr>rrrrr</m:r></span></m:oMath><![endif]--><![if !msEquation]><span
lang=EN style='font-size:11.0pt;line-height:115%;font-family:"Arial",sans-serif;
mso-fareast-font-family:Arial;position:relative;top:5.5pt;mso-text-raise:-5.5pt;
mso-ansi-language:EN;mso-fareast-language:EN-US;mso-bidi-language:AR-SA'><v:shape
 id="_x0000_i1025" type="#_x0000_t75" style='width:24.75pt;height:16.5pt'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image017.png"
  o:title="" chromakey="white"/>
</v:shape></span><![endif]><span lang=EN style='font-size:12.0pt;font-family:
"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:
minor-fareast'><span style='mso-spacerun:yes'></span>and another to identify the
destination register </span><!--[if gte msEquation 12]><m:oMath><span lang=EN
 style='font-size:12.0pt;font-family:"Cambria Math",serif;mso-fareast-font-family:
 "Times New Roman";mso-fareast-theme-font:minor-fareast;mso-bidi-font-family:
 "Times New Roman"'><m:r><m:rPr><m:scr m:val="roman"/><m:sty m:val="p"/></m:rPr>ddddd</m:r></span></m:oMath><![endif]--><![if !msEquation]><span
lang=EN style='font-size:11.0pt;line-height:115%;font-family:"Arial",sans-serif;
mso-fareast-font-family:Arial;position:relative;top:5.5pt;mso-text-raise:-5.5pt;
mso-ansi-language:EN;mso-fareast-language:EN-US;mso-bidi-language:AR-SA'><v:shape
 id="_x0000_i1025" type="#_x0000_t75" style='width:33pt;height:16.5pt'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image018.png"
  o:title="" chromakey="white"/>
</v:shape></span><![endif]><span lang=EN style='font-size:12.0pt;font-family:
"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";mso-fareast-theme-font:
minor-fareast'>. A designer can modify the block by adding more MUX blocks to
access multiple register as required. This facility allows a designer to modify
the processor relatively easily.<span style='mso-spacerun:yes'> </span>Non-ALU
and data transfer instructions cause the registers to stay in a hold state by
using the self-loop feature incorporated for all registers. <o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-fareast-theme-font:minor-fareast'><o:p>&nbsp;</o:p></span></p>

<h1><a name="_Toc34589216"><span lang=EN>Additional Design Features</span></a><span
lang=EN> </span></h1>

<h2><a name="_Toc34589217"><span lang=EN>Processor Operation Features</span></a></h2>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>In order to make WIMPAVR an effective teaching tool,
additional design components, not shown in Figure 2, were created that provides
the user access to the internal signals of the processor. Figure 13 shows the register
access and the display features created for WIMPAVR.<o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman";
mso-ansi-language:EN-US;mso-no-proof:yes'><v:shape id="image5.png" o:spid="_x0000_i1027"
 type="#_x0000_t75" style='width:468pt;height:280.5pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image019.png"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman"'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>Figure 13: Display features available during WIMPAVR
operation<o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><o:p>&nbsp;</o:p></span></p>

<p class=MsoListParagraphCxSpFirst style='text-indent:-.25in;line-height:normal;
mso-list:l3 level1 lfo2'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Seven-Segment
Display (SSD) controls: The Altera (now Intel) FPGA board is limited to 8 SSDs
as seen in Figure 13. A SSD can display one hexadecimal number which represents
four binary bits. The SSDs are used to display key register values within the
WIMPAVR which include the PC, IR, Next Instruction, Registered Data, and Output
Result. Since there are a limited number of SSDs available on the FPGA board
and the user needs access to multiple registers with varied sizes (8 and 16
bits), switches on the FPGA board were used to multiplex register values
displayed on the SSDs. Following is a list of multiplexed displays:<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='margin-left:1.0in;mso-add-space:
auto;text-indent:-.25in;line-height:normal;mso-list:l3 level2 lfo2'><![if !supportLists]><span
lang=EN style='font-size:12.0pt;font-family:"Courier New";mso-fareast-font-family:
"Courier New"'><span style='mso-list:Ignore'>o<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Switch
(SW) 14 down (off): SSDs 3-0 displays the current 16-bit instruction in the IR<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='margin-left:1.0in;mso-add-space:
auto;text-indent:-.25in;line-height:normal;mso-list:l3 level2 lfo2'><![if !supportLists]><span
lang=EN style='font-size:12.0pt;font-family:"Courier New";mso-fareast-font-family:
"Courier New"'><span style='mso-list:Ignore'>o<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>SW14
up (on): SSDs 3-0 displays the next 16-bit instruction in the program memory
accessed using the PC. This feature allows the user to observe pipelined
instructions, which is an important AVR microprocessor core facility. <o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='margin-left:1.0in;mso-add-space:
auto;text-indent:-.25in;line-height:normal;mso-list:l3 level2 lfo2'><![if !supportLists]><span
lang=EN style='font-size:12.0pt;font-family:"Courier New";mso-fareast-font-family:
"Courier New"'><span style='mso-list:Ignore'>o<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>SW13
down: SSDs 7-4 displays the 16-bit PC<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='margin-left:1.0in;mso-add-space:
auto;text-indent:-.25in;line-height:normal;mso-list:l3 level2 lfo2'><![if !supportLists]><span
lang=EN style='font-size:12.0pt;font-family:"Courier New";mso-fareast-font-family:
"Courier New"'><span style='mso-list:Ignore'>o<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>SW13
up: SSDs 5-4 displays the DR block output<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='margin-left:1.0in;mso-add-space:
auto;text-indent:-.25in;line-height:normal;mso-list:l3 level2 lfo2'><![if !supportLists]><span
lang=EN style='font-size:12.0pt;font-family:"Courier New";mso-fareast-font-family:
"Courier New"'><span style='mso-list:Ignore'>o<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>SW13
up: SSDs 7-6 displays the values of one of the 32 8-bit registers, which are
multiplexed using switches SW4-SW0 <o:p></o:p></span></p>

<p class=MsoListParagraphCxSpLast style='text-indent:-.25in;line-height:normal;
mso-list:l3 level1 lfo2'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Clock
control system. This system is used to control the clock speed of the microprocessor.
One of the FPGA boards in-built clock sources, 50 MHz clock speed, was slowed
down significantly to allow humans to observe the operation of the
microprocessor. Figure 14 shows the block diagram of the clock control
sub-system.<o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span style='mso-ansi-language:
EN-US;mso-no-proof:yes'><v:shape id="Picture_x0020_11" o:spid="_x0000_i1026"
 type="#_x0000_t75" style='width:468pt;height:168pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image020.emz"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman"'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>Figure 14: Clock control sub-system. Note the user is
allowed to manually control the processor operation using a push-button switch.
<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpFirst style='line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'><o:p>&nbsp;</o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>The speed of the processor can be slowed to 0.2 Hz so that
users can observe the operation of the microprocessor with minimal human
intervention. An option to run the processor at 1.6 MHz is also provided to
show that the processor can work at higher clock speeds. The microprocessor can
also be set to manual mode, using push-button KEY0, on FPGA board, to act as a
clock edge. This facility allows the user to take as much time as necessary to
observe the processor signals for each state. The clock of the WIMPAVR can be
controlled using the clock control switch SW16 and SW15 as seen in Figure 13.<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l1 level1 lfo3'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Master
switch and Reset: SW17 is used to either run the processor (on position) or
pause the processor (off position). In the pause condition, the processor can
be reset by using push-button KEY1 as seen in Figure 13. Note: the reset does
not erase the program memory. <o:p></o:p></span></p>

<p class=MsoListParagraphCxSpLast style='text-indent:-.25in;line-height:normal;
mso-list:l1 level1 lfo3'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>LED
data: LEDs, as seen in Figure 13, are used to display the Z and C flags, the
processor state and master switch enable indicator. <o:p></o:p></span></p>

<span lang=EN style='font-size:12.0pt;line-height:115%;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman";mso-ansi-language:EN;mso-fareast-language:
EN-US;mso-bidi-language:AR-SA'><br clear=all style='mso-special-character:line-break;
page-break-before:always'>
</span>

<p class=MsoNormal><span lang=EN style='font-size:12.0pt;line-height:115%;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><o:p>&nbsp;</o:p></span></p>

<h2><a name="_Toc34589218"><span lang=EN>Processor Programming Features:</span></a><span
lang=EN> </span></h2>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>The WIMPAVR processor executes a user-entered program stored
in the program memory, which is implemented on the FPGA on-board SRAM chip as
shown in Figure 15. The user is required to write the machine coded program
directly into the program memory manually. Even though this process is
cumbersome and time-consuming, the experience can be invaluable. A separate
program was created to allow users to write machine coded instructions into the
SRAM. In order to assist users, and minimize errors in entering the machine
code, unique display features, as seen in Figure 15, were incorporated.<o:p></o:p></span></p>

<p class=MsoNormal style='line-height:normal'><span style='mso-ansi-language:
EN-US;mso-no-proof:yes'><v:shape id="Picture_x0020_16" o:spid="_x0000_i1025"
 type="#_x0000_t75" style='width:468pt;height:300pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="WIMP%20AVR%20Technical%20User%20Guide_files/image021.emz"
  o:title=""/>
</v:shape></span><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
mso-fareast-font-family:"Times New Roman"'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>Figure 15: Display features available during the machine
code programming of the onboard SRAM chip<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center;line-height:normal'><span
lang=EN style='font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal style='text-indent:.5in;line-height:normal'><span lang=EN
style='font-size:12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:
"Times New Roman"'>Since each WIMPAVR instruction, and the PC, is 16 bits, and
there are a limited number of switches available on the FPGA board, following
is the process to enter the machine code at a particular program memory
location:<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpFirst style='text-indent:-.25in;line-height:normal;
mso-list:l2 level1 lfo5'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><span
style='mso-list:Ignore'>1.<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Setup
the program memory address using the switches SW15  SW0. <o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l2 level1 lfo5'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><span
style='mso-list:Ignore'>2.<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Press
the pushbutton KEY0 to register the memory address. This registered address is
connected to the address bus of the onboard SRAM chip. The registered address
is displayed on SSDs 3-0. This visual display helps minimize errors.<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l2 level1 lfo5'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><span
style='mso-list:Ignore'>3.<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Setup
the machine code, as seen in Figure 1, of the instruction, using switches SW15
 SW0, to be entered at the address set in steps 1 and 2. <o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l2 level1 lfo5'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><span
style='mso-list:Ignore'>4.<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Press
the pushbutton KEY1 to register the machine code. This registered machine code
is connected to the data bus of the onboard SRAM chip. The status of the
switches is displayed on SSDs 7-4. This visual display helps minimize errors.<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l2 level1 lfo5'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><span
style='mso-list:Ignore'>5.<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Press
the pushbutton KEY3 to write the machine code into the onboard SRAM chip. <o:p></o:p></span></p>

<p class=MsoListParagraphCxSpLast style='text-indent:-.25in;line-height:normal;
mso-list:l2 level1 lfo5'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><span
style='mso-list:Ignore'>6.<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'>Repeat
steps 1 through 5 till all the machine codes have been entered. <o:p></o:p></span></p>

<h1><a name="_Toc34589219"><span lang=EN>YouTube Videos</span></a></h1>

<p class=MsoNormal style='line-height:normal'><span lang=EN style='font-size:
12.0pt;font-family:"Times New Roman",serif;mso-fareast-font-family:"Times New Roman"'><span
style='mso-tab-count:1'> </span>Videos demonstrating the workings of
the processor were created to aid in the dissemination and understanding of the
processor working and FPGA board features. YouTube videos can be found at:<o:p></o:p></span></p>

<p class=MsoListParagraphCxSpFirst style='text-indent:-.25in;line-height:normal;
mso-list:l0 level1 lfo6'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'>WIMPAVR Introduction: </span><span
lang=EN><a href="https://www.youtube.com/watch?v=uDD9K1mkM-k"><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>https://www.youtube.com/watch?v=uDD9K1mkM-k</span></a></span><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l0 level1 lfo6'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'>WIMPAVR Instruction Set Review: </span><span
lang=EN><a href="https://www.youtube.com/watch?v=iUUuAPZLTBo"><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>https://www.youtube.com/watch?v=iUUuAPZLTBo</span></a></span><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l0 level1 lfo6'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'>WIMPAVR Program Memory Machine Code Upload
Process: </span><span lang=EN><a
href="https://www.youtube.com/watch?v=eobcjZ4kyz0"><span style='font-size:12.0pt;
font-family:"Times New Roman",serif'>https://www.youtube.com/watch?v=eobcjZ4kyz0</span></a></span><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l0 level1 lfo6'><![if !supportLists]><span lang=EN style='font-size:
12.0pt;font-family:Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:
Symbol'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'>WIMPAVR Code Execution Example 1: Simple
Program: </span><span lang=EN><a
href="https://www.youtube.com/watch?v=Jd8KeFuT1hg"><span style='font-size:12.0pt;
font-family:"Times New Roman",serif'>https://www.youtube.com/watch?v=Jd8KeFuT1hg</span></a></span><span
lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif'><o:p></o:p></span></p>

<p class=MsoListParagraphCxSpMiddle style='text-indent:-.25in;line-height:normal;
mso-list:l0 level1 lfo6'><![if !supportLists]><span class=MsoHyperlink><span
lang=EN style='font-size:12.0pt;font-family:Symbol;mso-fareast-font-family:
Symbol;mso-bidi-font-family:Symbol;color:windowtext;text-decoration:none;
text-underline:none'><span style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'>WIMPAVR Code Execution Example 2:
Conditional Branching: </span><span lang=EN><a
href="https://www.youtube.com/watch?v=MFMkeym_ncU"><span style='font-size:12.0pt;
font-family:"Times New Roman",serif'>https://www.youtube.com/watch?v=MFMkeym_ncU</span></a></span><span
class=MsoHyperlink><span lang=EN style='font-size:12.0pt;font-family:"Times New Roman",serif;
color:windowtext;text-decoration:none;text-underline:none'><o:p></o:p></span></span></p>

<p class=MsoListParagraphCxSpLast style='text-indent:-.25in;line-height:normal;
mso-list:l0 level1 lfo6'><![if !supportLists]><span lang=EN style='font-family:
Symbol;mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
style='mso-list:Ignore'><span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span></span><![endif]><span lang=EN style='font-size:12.0pt;
font-family:"Times New Roman",serif'>WIMPAVR Code Execution Example 3: 5*3
Using Repetitive Adding: </span><span lang=EN><a
href="https://www.youtube.com/watch?v=FwDAmfwAy4w"><span style='font-size:12.0pt;
font-family:"Times New Roman",serif'>https://www.youtube.com/watch?v=FwDAmfwAy4w</span></a></span></p>

</div>

</body>

</html>
