name: asicworld_code_hdl_models_mux_2to1_gates
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module mux_2to1_gates (
	a,
	b,
	sel,
	y
);
	input a;
	input b;
	input sel;
	output y;
	wire sel;
	wire a_sel;
	wire b_sel;
	not U_inv (inv_sel, sel);
	and U_anda (asel, a, inv_sel);
	and U_andb (bsel, b, sel);
	or U_or (y, asel, bsel);
endmodule
