m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab3. mux4_1/sim
vd_ff
Z0 !s110 1615174447
!i10b 1
!s100 D8ifNzmhF<2GOY>K1lIi11
I9QO`9UPeeof63ZQI<]G:a1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. D_FF/sim
w1615093116
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. D_FF/rtl/dff.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. D_FF/rtl/dff.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1615174447.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. D_FF/rtl/dff.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. D_FF/rtl/dff.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vd_ff_tb
R0
!i10b 1
!s100 :H`XcoTJ]Fe@V>ekHgjYM0
I1b29WeUka?WY]XGG9NOMQ3
R1
R2
w1615093134
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. D_FF/tb/dff_tb.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. D_FF/tb/dff_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. D_FF/tb/dff_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. D_FF/tb/dff_tb.v|
!i113 1
R5
R6
