<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Radar_VHDL\gowin\ul\src\main.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 12 00:05:24 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.593s, Elapsed time = 0h 0m 0.659s, Peak memory usage = 233.828MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.093s, Peak memory usage = 233.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.042s, Peak memory usage = 233.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.293s, Peak memory usage = 233.828MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 233.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 233.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 233.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 233.828MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.081s, Peak memory usage = 233.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 233.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 233.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 9s, Elapsed time = 0h 0m 10s, Peak memory usage = 233.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.112s, Peak memory usage = 233.828MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 233.828MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 11s, Peak memory usage = 233.828MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>97</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>598</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>155</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>375</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>59</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU36X18</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>662(603 LUT, 59 ALU) / 4608</td>
<td>15%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>97 / 3573</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3573</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>97 / 3573</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 10</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>eh/n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>eh/n98_s2/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>82.297(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eh/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>dis/mult_5_s2/DOUT[22]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s367/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s367/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s363/I0</td>
</tr>
<tr>
<td>3.779</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s363/F</td>
</tr>
<tr>
<td>4.491</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s347/I1</td>
</tr>
<tr>
<td>5.305</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s347/F</td>
</tr>
<tr>
<td>6.016</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s341/I1</td>
</tr>
<tr>
<td>6.831</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s341/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s288/I0</td>
</tr>
<tr>
<td>8.307</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s288/F</td>
</tr>
<tr>
<td>9.018</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s265/I0</td>
</tr>
<tr>
<td>9.783</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s265/F</td>
</tr>
<tr>
<td>10.494</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s311/I0</td>
</tr>
<tr>
<td>11.259</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s311/F</td>
</tr>
<tr>
<td>11.970</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s272/I1</td>
</tr>
<tr>
<td>12.785</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s272/F</td>
</tr>
<tr>
<td>13.496</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s224/I1</td>
</tr>
<tr>
<td>14.310</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s224/F</td>
</tr>
<tr>
<td>15.022</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s229/I1</td>
</tr>
<tr>
<td>15.836</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s229/F</td>
</tr>
<tr>
<td>16.548</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s180/I1</td>
</tr>
<tr>
<td>17.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s180/F</td>
</tr>
<tr>
<td>18.073</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s172/I1</td>
</tr>
<tr>
<td>18.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s172/F</td>
</tr>
<tr>
<td>19.599</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s149/I2</td>
</tr>
<tr>
<td>20.208</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n117_s149/F</td>
</tr>
<tr>
<td>20.919</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s195/I1</td>
</tr>
<tr>
<td>21.734</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s195/F</td>
</tr>
<tr>
<td>22.445</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s153/I1</td>
</tr>
<tr>
<td>23.259</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s153/F</td>
</tr>
<tr>
<td>23.971</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s99/I1</td>
</tr>
<tr>
<td>24.785</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s99/F</td>
</tr>
<tr>
<td>25.497</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s137/I1</td>
</tr>
<tr>
<td>26.311</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n117_s137/F</td>
</tr>
<tr>
<td>27.022</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s92/I0</td>
</tr>
<tr>
<td>27.787</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n117_s92/F</td>
</tr>
<tr>
<td>28.498</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s101/I1</td>
</tr>
<tr>
<td>29.313</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s101/F</td>
</tr>
<tr>
<td>30.024</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s118/I1</td>
</tr>
<tr>
<td>30.838</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s118/F</td>
</tr>
<tr>
<td>31.550</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s72/I0</td>
</tr>
<tr>
<td>32.315</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s72/F</td>
</tr>
<tr>
<td>33.026</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s74/I0</td>
</tr>
<tr>
<td>33.791</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s74/F</td>
</tr>
<tr>
<td>34.502</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s42/I0</td>
</tr>
<tr>
<td>35.267</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s42/F</td>
</tr>
<tr>
<td>35.978</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s28/I1</td>
</tr>
<tr>
<td>36.792</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s28/F</td>
</tr>
<tr>
<td>37.504</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s24/I0</td>
</tr>
<tr>
<td>38.268</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n117_s24/F</td>
</tr>
<tr>
<td>38.980</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s23/I1</td>
</tr>
<tr>
<td>39.794</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n118_s23/F</td>
</tr>
<tr>
<td>40.506</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s18/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n118_s18/F</td>
</tr>
<tr>
<td>41.982</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s15/I1</td>
</tr>
<tr>
<td>42.796</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n118_s15/F</td>
</tr>
<tr>
<td>43.507</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s62/I0</td>
</tr>
<tr>
<td>44.272</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n119_s62/F</td>
</tr>
<tr>
<td>44.983</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s43/I1</td>
</tr>
<tr>
<td>45.798</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s43/F</td>
</tr>
<tr>
<td>46.509</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s30/I1</td>
</tr>
<tr>
<td>47.323</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n119_s30/F</td>
</tr>
<tr>
<td>48.035</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s25/I0</td>
</tr>
<tr>
<td>48.800</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n119_s25/F</td>
</tr>
<tr>
<td>49.511</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s91/I1</td>
</tr>
<tr>
<td>50.325</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n120_s91/F</td>
</tr>
<tr>
<td>51.037</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s80/I0</td>
</tr>
<tr>
<td>51.801</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n120_s80/F</td>
</tr>
<tr>
<td>52.513</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s76/I0</td>
</tr>
<tr>
<td>53.277</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s76/F</td>
</tr>
<tr>
<td>53.989</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s75/I0</td>
</tr>
<tr>
<td>54.753</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n120_s75/F</td>
</tr>
<tr>
<td>55.465</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_m_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eh/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_m_0_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_m_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 28.367, 51.645%; route: 26.320, 47.919%; tC2Q: 0.240, 0.436%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eh/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>dis/mult_5_s2/DOUT[19]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s361/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s361/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s335/I0</td>
</tr>
<tr>
<td>3.779</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s335/F</td>
</tr>
<tr>
<td>4.491</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s280/I1</td>
</tr>
<tr>
<td>5.305</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s280/F</td>
</tr>
<tr>
<td>6.016</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>6.781</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s231/F</td>
</tr>
<tr>
<td>7.492</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s288/I1</td>
</tr>
<tr>
<td>8.307</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s288/F</td>
</tr>
<tr>
<td>9.018</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s265/I0</td>
</tr>
<tr>
<td>9.783</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s265/F</td>
</tr>
<tr>
<td>10.494</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s311/I0</td>
</tr>
<tr>
<td>11.259</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s311/F</td>
</tr>
<tr>
<td>11.970</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s272/I1</td>
</tr>
<tr>
<td>12.785</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s272/F</td>
</tr>
<tr>
<td>13.496</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s224/I1</td>
</tr>
<tr>
<td>14.310</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s224/F</td>
</tr>
<tr>
<td>15.022</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s229/I1</td>
</tr>
<tr>
<td>15.836</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s229/F</td>
</tr>
<tr>
<td>16.548</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s180/I1</td>
</tr>
<tr>
<td>17.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s180/F</td>
</tr>
<tr>
<td>18.073</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s172/I1</td>
</tr>
<tr>
<td>18.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s172/F</td>
</tr>
<tr>
<td>19.599</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s149/I2</td>
</tr>
<tr>
<td>20.208</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n117_s149/F</td>
</tr>
<tr>
<td>20.919</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s195/I1</td>
</tr>
<tr>
<td>21.734</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s195/F</td>
</tr>
<tr>
<td>22.445</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s153/I1</td>
</tr>
<tr>
<td>23.259</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s153/F</td>
</tr>
<tr>
<td>23.971</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s99/I1</td>
</tr>
<tr>
<td>24.785</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s99/F</td>
</tr>
<tr>
<td>25.497</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s137/I1</td>
</tr>
<tr>
<td>26.311</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n117_s137/F</td>
</tr>
<tr>
<td>27.022</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s92/I0</td>
</tr>
<tr>
<td>27.787</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n117_s92/F</td>
</tr>
<tr>
<td>28.498</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s101/I1</td>
</tr>
<tr>
<td>29.313</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s101/F</td>
</tr>
<tr>
<td>30.024</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s68/I0</td>
</tr>
<tr>
<td>30.789</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s68/F</td>
</tr>
<tr>
<td>31.500</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s62/I1</td>
</tr>
<tr>
<td>32.315</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s62/F</td>
</tr>
<tr>
<td>33.026</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s76/I1</td>
</tr>
<tr>
<td>33.840</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s76/F</td>
</tr>
<tr>
<td>34.552</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s54/I0</td>
</tr>
<tr>
<td>35.316</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n117_s54/F</td>
</tr>
<tr>
<td>36.028</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s32/I1</td>
</tr>
<tr>
<td>36.842</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s32/F</td>
</tr>
<tr>
<td>37.553</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s390/I0</td>
</tr>
<tr>
<td>38.318</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s390/F</td>
</tr>
<tr>
<td>39.029</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s23/I0</td>
</tr>
<tr>
<td>39.794</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n118_s23/F</td>
</tr>
<tr>
<td>40.506</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s18/I0</td>
</tr>
<tr>
<td>41.270</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n118_s18/F</td>
</tr>
<tr>
<td>41.982</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s15/I1</td>
</tr>
<tr>
<td>42.796</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n118_s15/F</td>
</tr>
<tr>
<td>43.507</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s62/I0</td>
</tr>
<tr>
<td>44.272</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n119_s62/F</td>
</tr>
<tr>
<td>44.983</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s43/I1</td>
</tr>
<tr>
<td>45.798</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s43/F</td>
</tr>
<tr>
<td>46.509</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s30/I1</td>
</tr>
<tr>
<td>47.323</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n119_s30/F</td>
</tr>
<tr>
<td>48.035</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s25/I0</td>
</tr>
<tr>
<td>48.800</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n119_s25/F</td>
</tr>
<tr>
<td>49.511</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s23/I1</td>
</tr>
<tr>
<td>50.325</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n119_s23/F</td>
</tr>
<tr>
<td>51.037</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_m_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eh/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_m_1_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_m_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 26.073, 51.631%; route: 24.186, 47.895%; tC2Q: 0.240, 0.474%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eh/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>dis/mult_5_s2/DOUT[19]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s361/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s361/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s335/I0</td>
</tr>
<tr>
<td>3.779</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s335/F</td>
</tr>
<tr>
<td>4.491</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s280/I1</td>
</tr>
<tr>
<td>5.305</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s280/F</td>
</tr>
<tr>
<td>6.016</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>6.781</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s231/F</td>
</tr>
<tr>
<td>7.492</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s288/I1</td>
</tr>
<tr>
<td>8.307</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s288/F</td>
</tr>
<tr>
<td>9.018</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s265/I0</td>
</tr>
<tr>
<td>9.783</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s265/F</td>
</tr>
<tr>
<td>10.494</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s311/I0</td>
</tr>
<tr>
<td>11.259</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s311/F</td>
</tr>
<tr>
<td>11.970</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s272/I1</td>
</tr>
<tr>
<td>12.785</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s272/F</td>
</tr>
<tr>
<td>13.496</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s224/I1</td>
</tr>
<tr>
<td>14.310</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s224/F</td>
</tr>
<tr>
<td>15.022</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s229/I1</td>
</tr>
<tr>
<td>15.836</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s229/F</td>
</tr>
<tr>
<td>16.548</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s180/I1</td>
</tr>
<tr>
<td>17.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s180/F</td>
</tr>
<tr>
<td>18.073</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s172/I1</td>
</tr>
<tr>
<td>18.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s172/F</td>
</tr>
<tr>
<td>19.599</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s149/I2</td>
</tr>
<tr>
<td>20.208</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n117_s149/F</td>
</tr>
<tr>
<td>20.919</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s195/I1</td>
</tr>
<tr>
<td>21.734</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s195/F</td>
</tr>
<tr>
<td>22.445</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s153/I1</td>
</tr>
<tr>
<td>23.259</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s153/F</td>
</tr>
<tr>
<td>23.971</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s99/I1</td>
</tr>
<tr>
<td>24.785</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s99/F</td>
</tr>
<tr>
<td>25.497</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s137/I1</td>
</tr>
<tr>
<td>26.311</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n117_s137/F</td>
</tr>
<tr>
<td>27.022</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s92/I0</td>
</tr>
<tr>
<td>27.787</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n117_s92/F</td>
</tr>
<tr>
<td>28.498</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s101/I1</td>
</tr>
<tr>
<td>29.313</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s101/F</td>
</tr>
<tr>
<td>30.024</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s118/I1</td>
</tr>
<tr>
<td>30.838</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s118/F</td>
</tr>
<tr>
<td>31.550</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s72/I0</td>
</tr>
<tr>
<td>32.315</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s72/F</td>
</tr>
<tr>
<td>33.026</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s74/I0</td>
</tr>
<tr>
<td>33.791</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s74/F</td>
</tr>
<tr>
<td>34.502</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s42/I0</td>
</tr>
<tr>
<td>35.267</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s42/F</td>
</tr>
<tr>
<td>35.978</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s28/I1</td>
</tr>
<tr>
<td>36.792</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s28/F</td>
</tr>
<tr>
<td>37.504</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s55/I1</td>
</tr>
<tr>
<td>38.318</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n119_s55/F</td>
</tr>
<tr>
<td>39.029</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s45/I1</td>
</tr>
<tr>
<td>39.844</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s45/F</td>
</tr>
<tr>
<td>40.555</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s30/I2</td>
</tr>
<tr>
<td>41.164</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n118_s30/F</td>
</tr>
<tr>
<td>41.876</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s20/I1</td>
</tr>
<tr>
<td>42.690</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n118_s20/F</td>
</tr>
<tr>
<td>43.401</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s16/I1</td>
</tr>
<tr>
<td>44.216</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n118_s16/F</td>
</tr>
<tr>
<td>44.927</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s63/I2</td>
</tr>
<tr>
<td>45.536</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>dis/n118_s63/F</td>
</tr>
<tr>
<td>46.248</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_m_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eh/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_m_2_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_m_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 23.418, 51.232%; route: 22.052, 48.244%; tC2Q: 0.240, 0.524%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eh/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>dis/mult_5_s2/DOUT[22]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s367/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s367/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s363/I0</td>
</tr>
<tr>
<td>3.779</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s363/F</td>
</tr>
<tr>
<td>4.491</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s347/I1</td>
</tr>
<tr>
<td>5.305</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s347/F</td>
</tr>
<tr>
<td>6.016</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s341/I1</td>
</tr>
<tr>
<td>6.831</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s341/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s288/I0</td>
</tr>
<tr>
<td>8.307</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s288/F</td>
</tr>
<tr>
<td>9.018</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s265/I0</td>
</tr>
<tr>
<td>9.783</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s265/F</td>
</tr>
<tr>
<td>10.494</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s311/I0</td>
</tr>
<tr>
<td>11.259</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s311/F</td>
</tr>
<tr>
<td>11.970</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s272/I1</td>
</tr>
<tr>
<td>12.785</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s272/F</td>
</tr>
<tr>
<td>13.496</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s224/I1</td>
</tr>
<tr>
<td>14.310</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s224/F</td>
</tr>
<tr>
<td>15.022</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s229/I1</td>
</tr>
<tr>
<td>15.836</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s229/F</td>
</tr>
<tr>
<td>16.548</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s180/I1</td>
</tr>
<tr>
<td>17.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s180/F</td>
</tr>
<tr>
<td>18.073</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s172/I1</td>
</tr>
<tr>
<td>18.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s172/F</td>
</tr>
<tr>
<td>19.599</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s149/I2</td>
</tr>
<tr>
<td>20.208</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n117_s149/F</td>
</tr>
<tr>
<td>20.919</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s195/I1</td>
</tr>
<tr>
<td>21.734</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s195/F</td>
</tr>
<tr>
<td>22.445</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s153/I1</td>
</tr>
<tr>
<td>23.259</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s153/F</td>
</tr>
<tr>
<td>23.971</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s99/I1</td>
</tr>
<tr>
<td>24.785</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s99/F</td>
</tr>
<tr>
<td>25.497</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s137/I1</td>
</tr>
<tr>
<td>26.311</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n117_s137/F</td>
</tr>
<tr>
<td>27.022</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s92/I0</td>
</tr>
<tr>
<td>27.787</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n117_s92/F</td>
</tr>
<tr>
<td>28.498</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s101/I1</td>
</tr>
<tr>
<td>29.313</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s101/F</td>
</tr>
<tr>
<td>30.024</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s68/I0</td>
</tr>
<tr>
<td>30.789</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n117_s68/F</td>
</tr>
<tr>
<td>31.500</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s62/I1</td>
</tr>
<tr>
<td>32.315</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n117_s62/F</td>
</tr>
<tr>
<td>33.026</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s76/I1</td>
</tr>
<tr>
<td>33.840</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s76/F</td>
</tr>
<tr>
<td>34.552</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s54/I0</td>
</tr>
<tr>
<td>35.316</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n117_s54/F</td>
</tr>
<tr>
<td>36.028</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s32/I1</td>
</tr>
<tr>
<td>36.842</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s32/F</td>
</tr>
<tr>
<td>37.553</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s390/I0</td>
</tr>
<tr>
<td>38.318</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n117_s390/F</td>
</tr>
<tr>
<td>39.029</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s23/I1</td>
</tr>
<tr>
<td>39.844</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>dis/n117_s23/F</td>
</tr>
<tr>
<td>40.555</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_m_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eh/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_m_3_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_m_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 20.571, 51.405%; route: 19.207, 47.996%; tC2Q: 0.240, 0.599%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.711</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>11.051</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>cv/cnt2_3_s1/Q</td>
</tr>
<tr>
<td>11.762</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n80_s4/I1</td>
</tr>
<tr>
<td>12.577</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cv/n80_s4/F</td>
</tr>
<tr>
<td>13.288</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>14.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cv/n79_s3/F</td>
</tr>
<tr>
<td>14.814</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>15.278</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cv/n76_s3/F</td>
</tr>
<tr>
<td>15.989</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>16.453</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cv/n73_s2/F</td>
</tr>
<tr>
<td>17.164</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>17.628</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cv/n70_s2/F</td>
</tr>
<tr>
<td>18.339</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>19.154</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cv/n67_s3/F</td>
</tr>
<tr>
<td>19.865</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n64_s4/I3</td>
</tr>
<tr>
<td>20.329</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cv/n64_s4/F</td>
</tr>
<tr>
<td>21.040</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/n65_s1/I1</td>
</tr>
<tr>
<td>21.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cv/n65_s1/F</td>
</tr>
<tr>
<td>22.566</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/cnt2_21_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>30.711</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>30.415</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.711, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.113, 43.129%; route: 6.402, 54.006%; tC2Q: 0.340, 2.865%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.711, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
