<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::MCInstrDesc Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1MCInstrDesc.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1MCInstrDesc-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MCInstrDesc Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::MCInstrDesc:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MCInstrDesc__coll__graph.png" border="0" usemap="#llvm_1_1MCInstrDesc_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1MCInstrDesc_coll__map" id="llvm_1_1MCInstrDesc_coll__map">
<area shape="rect" id="node3" href="classllvm_1_1MCOperandInfo.html" title="llvm::MCOperandInfo" alt="" coords="97,109,240,136"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a406bec242e875c065e0e575effe4c339"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a> (unsigned OpNum, <a class="el" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1">MCOI::OperandConstraint</a> Constraint) const </td></tr>
<tr class="memdesc:a406bec242e875c065e0e575effe4c339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the value of the specific constraint if it is set. Returns -1 if it is not set.  <a href="#a406bec242e875c065e0e575effe4c339">More...</a><br /></td></tr>
<tr class="separator:a406bec242e875c065e0e575effe4c339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8571f2086202ab0cfaca7c2ceb81b4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a7e8571f2086202ab0cfaca7c2ceb81b4">getDeprecatedInfo</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, std::string &amp;Info) const </td></tr>
<tr class="memdesc:a7e8571f2086202ab0cfaca7c2ceb81b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a certain instruction is deprecated and if so returns the reason in <code>Info</code>.  <a href="#a7e8571f2086202ab0cfaca7c2ceb81b4">More...</a><br /></td></tr>
<tr class="separator:a7e8571f2086202ab0cfaca7c2ceb81b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084170c688db518f99a4a7aed9cc84a0"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">getOpcode</a> () const </td></tr>
<tr class="memdesc:a084170c688db518f99a4a7aed9cc84a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the opcode number for this descriptor.  <a href="#a084170c688db518f99a4a7aed9cc84a0">More...</a><br /></td></tr>
<tr class="separator:a084170c688db518f99a4a7aed9cc84a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55194ec3a1e49d04eab64e993e614246"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a> () const </td></tr>
<tr class="memdesc:a55194ec3a1e49d04eab64e993e614246"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (<a class="el" href="classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718" title="Return true if this instruction can have a variable number of operands. In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present). ">isVariadic()</a> returns true) instructions may have additional operands at the end of the list, and note that the machine instruction may include implicit register def/uses as well.  <a href="#a55194ec3a1e49d04eab64e993e614246">More...</a><br /></td></tr>
<tr class="separator:a55194ec3a1e49d04eab64e993e614246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d472a8ee447cef18a71beb229d4d252"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">getNumDefs</a> () const </td></tr>
<tr class="memdesc:a9d472a8ee447cef18a71beb229d4d252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of MachineOperands that are register definitions. Register definitions always occur at the start of the machine operand list. This is the number of "outs" in the .td file, and does not include implicit defs.  <a href="#a9d472a8ee447cef18a71beb229d4d252">More...</a><br /></td></tr>
<tr class="separator:a9d472a8ee447cef18a71beb229d4d252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e41b39bcb0e2bfb79bb750f7091f61"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a24e41b39bcb0e2bfb79bb750f7091f61">getFlags</a> () const </td></tr>
<tr class="memdesc:a24e41b39bcb0e2bfb79bb750f7091f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return flags of this instruction.  <a href="#a24e41b39bcb0e2bfb79bb750f7091f61">More...</a><br /></td></tr>
<tr class="separator:a24e41b39bcb0e2bfb79bb750f7091f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904941eb12eefd3ce867ac37f296d718"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718">isVariadic</a> () const </td></tr>
<tr class="memdesc:a904941eb12eefd3ce867ac37f296d718"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction can have a variable number of operands. In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present).  <a href="#a904941eb12eefd3ce867ac37f296d718">More...</a><br /></td></tr>
<tr class="separator:a904941eb12eefd3ce867ac37f296d718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05d1cccbb3eb5ac5a66e703f969528d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#ab05d1cccbb3eb5ac5a66e703f969528d">hasOptionalDef</a> () const </td></tr>
<tr class="memdesc:ab05d1cccbb3eb5ac5a66e703f969528d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set if this instruction has an optional definition, e.g. <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a> instructions which can set condition code if 's' bit is set.  <a href="#ab05d1cccbb3eb5ac5a66e703f969528d">More...</a><br /></td></tr>
<tr class="separator:ab05d1cccbb3eb5ac5a66e703f969528d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4746c2ec34b1f1a4ceee76d9f159fe3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#ac4746c2ec34b1f1a4ceee76d9f159fe3">isPseudo</a> () const </td></tr>
<tr class="memdesc:ac4746c2ec34b1f1a4ceee76d9f159fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a pseudo instruction that doesn't correspond to a real machine instruction.  <a href="#ac4746c2ec34b1f1a4ceee76d9f159fe3">More...</a><br /></td></tr>
<tr class="separator:ac4746c2ec34b1f1a4ceee76d9f159fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3446f5624b1c8b772a160db4229544e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a3446f5624b1c8b772a160db4229544e5">isReturn</a> () const </td></tr>
<tr class="memdesc:a3446f5624b1c8b772a160db4229544e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is a return.  <a href="#a3446f5624b1c8b772a160db4229544e5">More...</a><br /></td></tr>
<tr class="separator:a3446f5624b1c8b772a160db4229544e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7981f38e296fd86b0cea036317fc1fcd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a7981f38e296fd86b0cea036317fc1fcd">isCall</a> () const </td></tr>
<tr class="memdesc:a7981f38e296fd86b0cea036317fc1fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is a call.  <a href="#a7981f38e296fd86b0cea036317fc1fcd">More...</a><br /></td></tr>
<tr class="separator:a7981f38e296fd86b0cea036317fc1fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3453a62eef36c140ee97806c2360f18c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a3453a62eef36c140ee97806c2360f18c">isBarrier</a> () const </td></tr>
<tr class="memdesc:a3453a62eef36c140ee97806c2360f18c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the specified instruction stops control flow from executing the instruction immediately following it. Examples include unconditional branches and return instructions.  <a href="#a3453a62eef36c140ee97806c2360f18c">More...</a><br /></td></tr>
<tr class="separator:a3453a62eef36c140ee97806c2360f18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948d27dfb808f0e510fefdba6d34505d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a948d27dfb808f0e510fefdba6d34505d">isTerminator</a> () const </td></tr>
<tr class="memdesc:a948d27dfb808f0e510fefdba6d34505d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if this instruction part of the terminator for a basic block. Typically this is things like return and branch instructions.  <a href="#a948d27dfb808f0e510fefdba6d34505d">More...</a><br /></td></tr>
<tr class="separator:a948d27dfb808f0e510fefdba6d34505d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f198ee05145113be62a89685ef893f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a10f198ee05145113be62a89685ef893f">isBranch</a> () const </td></tr>
<tr class="memdesc:a10f198ee05145113be62a89685ef893f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if this is a conditional, unconditional, or indirect branch. Predicates below can be used to discriminate between these cases, and the <a class="el" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">TargetInstrInfo::AnalyzeBranch</a> method can be used to get more information.  <a href="#a10f198ee05145113be62a89685ef893f">More...</a><br /></td></tr>
<tr class="separator:a10f198ee05145113be62a89685ef893f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6e069e0e6ac6a981f10dc31aea4715"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a6b6e069e0e6ac6a981f10dc31aea4715">isIndirectBranch</a> () const </td></tr>
<tr class="memdesc:a6b6e069e0e6ac6a981f10dc31aea4715"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is an indirect branch, such as a branch through a register.  <a href="#a6b6e069e0e6ac6a981f10dc31aea4715">More...</a><br /></td></tr>
<tr class="separator:a6b6e069e0e6ac6a981f10dc31aea4715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add429ec6b3a67f4d6c4d1fd6a9c91a30"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#add429ec6b3a67f4d6c4d1fd6a9c91a30">isConditionalBranch</a> () const </td></tr>
<tr class="memdesc:add429ec6b3a67f4d6c4d1fd6a9c91a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a branch which may fall through to the next instruction or may transfer control flow to some other block. The <a class="el" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">TargetInstrInfo::AnalyzeBranch</a> method can be used to get more information about this branch.  <a href="#add429ec6b3a67f4d6c4d1fd6a9c91a30">More...</a><br /></td></tr>
<tr class="separator:add429ec6b3a67f4d6c4d1fd6a9c91a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f118c1f8eec46bc8d0742464cb29d5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a43f118c1f8eec46bc8d0742464cb29d5">isUnconditionalBranch</a> () const </td></tr>
<tr class="memdesc:a43f118c1f8eec46bc8d0742464cb29d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a branch which always transfers control flow to some other block. The <a class="el" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">TargetInstrInfo::AnalyzeBranch</a> method can be used to get more information about this branch.  <a href="#a43f118c1f8eec46bc8d0742464cb29d5">More...</a><br /></td></tr>
<tr class="separator:a43f118c1f8eec46bc8d0742464cb29d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79fe1a55f6637b1d9edee5d3534b35ca"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a79fe1a55f6637b1d9edee5d3534b35ca">mayAffectControlFlow</a> (const <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, const <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;RI) const </td></tr>
<tr class="memdesc:a79fe1a55f6637b1d9edee5d3534b35ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a branch or an instruction which directly writes to the program counter. Considered 'may' affect rather than 'does' affect as things like predication are not taken into account.  <a href="#a79fe1a55f6637b1d9edee5d3534b35ca">More...</a><br /></td></tr>
<tr class="separator:a79fe1a55f6637b1d9edee5d3534b35ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5a647ad7de4a9bdb8249a1856e171d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">isPredicable</a> () const </td></tr>
<tr class="memdesc:a6b5a647ad7de4a9bdb8249a1856e171d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction has a predicate operand that controls execution. It may be set to 'always', or may be set to other values. There are various methods in <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> that can be used to control and modify the predicate in this instruction.  <a href="#a6b5a647ad7de4a9bdb8249a1856e171d">More...</a><br /></td></tr>
<tr class="separator:a6b5a647ad7de4a9bdb8249a1856e171d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f160e21cae3325a1d2f74b42e80a0b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a34f160e21cae3325a1d2f74b42e80a0b">isCompare</a> () const </td></tr>
<tr class="memdesc:a34f160e21cae3325a1d2f74b42e80a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction is a comparison.  <a href="#a34f160e21cae3325a1d2f74b42e80a0b">More...</a><br /></td></tr>
<tr class="separator:a34f160e21cae3325a1d2f74b42e80a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096d39a579e25f8924f4deb6998a2b5e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a096d39a579e25f8924f4deb6998a2b5e">isMoveImmediate</a> () const </td></tr>
<tr class="memdesc:a096d39a579e25f8924f4deb6998a2b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction is a move immediate (including conditional moves) instruction.  <a href="#a096d39a579e25f8924f4deb6998a2b5e">More...</a><br /></td></tr>
<tr class="separator:a096d39a579e25f8924f4deb6998a2b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ac95a26d49ec50e7b76036ddf5af30"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a72ac95a26d49ec50e7b76036ddf5af30">isBitcast</a> () const </td></tr>
<tr class="memdesc:a72ac95a26d49ec50e7b76036ddf5af30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction is a bitcast instruction.  <a href="#a72ac95a26d49ec50e7b76036ddf5af30">More...</a><br /></td></tr>
<tr class="separator:a72ac95a26d49ec50e7b76036ddf5af30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a6c420b513e8a1597af8c91f7246947"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a3a6c420b513e8a1597af8c91f7246947">isSelect</a> () const </td></tr>
<tr class="memdesc:a3a6c420b513e8a1597af8c91f7246947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a select instruction.  <a href="#a3a6c420b513e8a1597af8c91f7246947">More...</a><br /></td></tr>
<tr class="separator:a3a6c420b513e8a1597af8c91f7246947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f89b3788ce7e767a37bd2400b61de09"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a4f89b3788ce7e767a37bd2400b61de09">isNotDuplicable</a> () const </td></tr>
<tr class="memdesc:a4f89b3788ce7e767a37bd2400b61de09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction cannot be safely duplicated. For example, if the instruction has a unique labels attached to it, duplicating it would cause multiple definition errors.  <a href="#a4f89b3788ce7e767a37bd2400b61de09">More...</a><br /></td></tr>
<tr class="separator:a4f89b3788ce7e767a37bd2400b61de09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa143e50ebe5f0b28481cacf670226c52"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#aa143e50ebe5f0b28481cacf670226c52">hasDelaySlot</a> () const </td></tr>
<tr class="separator:aa143e50ebe5f0b28481cacf670226c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f3734bf3e8e12b80b3aa19261e41b1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#af5f3734bf3e8e12b80b3aa19261e41b1">canFoldAsLoad</a> () const </td></tr>
<tr class="separator:af5f3734bf3e8e12b80b3aa19261e41b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad526db981cdc3361585a92b6bba42137"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#ad526db981cdc3361585a92b6bba42137">mayLoad</a> () const </td></tr>
<tr class="memdesc:ad526db981cdc3361585a92b6bba42137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction could possibly read memory. Instructions with this flag set are not necessarily simple load instructions, they may load a value and modify it, for example.  <a href="#ad526db981cdc3361585a92b6bba42137">More...</a><br /></td></tr>
<tr class="separator:ad526db981cdc3361585a92b6bba42137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7146d8440bad26a32a80ae4362298783"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a7146d8440bad26a32a80ae4362298783">mayStore</a> () const </td></tr>
<tr class="memdesc:a7146d8440bad26a32a80ae4362298783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction could possibly modify memory. Instructions with this flag set are not necessarily simple store instructions, they may store a modified value based on their operands, or may not actually modify anything, for example.  <a href="#a7146d8440bad26a32a80ae4362298783">More...</a><br /></td></tr>
<tr class="separator:a7146d8440bad26a32a80ae4362298783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add77fb5a33bf1e22ac391c986a1632e2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#add77fb5a33bf1e22ac391c986a1632e2">hasUnmodeledSideEffects</a> () const </td></tr>
<tr class="separator:add77fb5a33bf1e22ac391c986a1632e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461d623da8ede72dea777c00e12dc2a5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a461d623da8ede72dea777c00e12dc2a5">isCommutable</a> () const </td></tr>
<tr class="separator:a461d623da8ede72dea777c00e12dc2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e39904e952d124093c07d34c1667270"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a8e39904e952d124093c07d34c1667270">isConvertibleTo3Addr</a> () const </td></tr>
<tr class="separator:a8e39904e952d124093c07d34c1667270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea25210a8b6803db151f8422480e8d72"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#aea25210a8b6803db151f8422480e8d72">usesCustomInsertionHook</a> () const </td></tr>
<tr class="separator:aea25210a8b6803db151f8422480e8d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad19ba526409f8c998244f317e12e4c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#adad19ba526409f8c998244f317e12e4c">hasPostISelHook</a> () const </td></tr>
<tr class="separator:adad19ba526409f8c998244f317e12e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d849a159edcf1ef9591e939a0f998c7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a0d849a159edcf1ef9591e939a0f998c7">isRematerializable</a> () const </td></tr>
<tr class="separator:a0d849a159edcf1ef9591e939a0f998c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2f958623717e1e5ea9ab0cdd5b44df"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a7e2f958623717e1e5ea9ab0cdd5b44df">isAsCheapAsAMove</a> () const </td></tr>
<tr class="separator:a7e2f958623717e1e5ea9ab0cdd5b44df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27772a92c52d42b190e9c4db05b1da82"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a27772a92c52d42b190e9c4db05b1da82">hasExtraSrcRegAllocReq</a> () const </td></tr>
<tr class="separator:a27772a92c52d42b190e9c4db05b1da82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618aeb379cf3275f58c03583ed71e894"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a618aeb379cf3275f58c03583ed71e894">hasExtraDefRegAllocReq</a> () const </td></tr>
<tr class="separator:a618aeb379cf3275f58c03583ed71e894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd8c14f28807f9518168b3c3bdc80ff"><td class="memItemLeft" align="right" valign="top">const uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a7cd8c14f28807f9518168b3c3bdc80ff">getImplicitUses</a> () const </td></tr>
<tr class="separator:a7cd8c14f28807f9518168b3c3bdc80ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62fd8ef0eb3c930d3a383ec8a2a1135"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#aa62fd8ef0eb3c930d3a383ec8a2a1135">getNumImplicitUses</a> () const </td></tr>
<tr class="memdesc:aa62fd8ef0eb3c930d3a383ec8a2a1135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of implicit uses this instruction has.  <a href="#aa62fd8ef0eb3c930d3a383ec8a2a1135">More...</a><br /></td></tr>
<tr class="separator:aa62fd8ef0eb3c930d3a383ec8a2a1135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11fbecb594b25b4763177a2a9cd4dc6"><td class="memItemLeft" align="right" valign="top">const uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#ad11fbecb594b25b4763177a2a9cd4dc6">getImplicitDefs</a> () const </td></tr>
<tr class="separator:ad11fbecb594b25b4763177a2a9cd4dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b47dffa2eda9af112416a9c8b93ea4"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a99b47dffa2eda9af112416a9c8b93ea4">getNumImplicitDefs</a> () const </td></tr>
<tr class="memdesc:a99b47dffa2eda9af112416a9c8b93ea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of implicit defs this instruct has.  <a href="#a99b47dffa2eda9af112416a9c8b93ea4">More...</a><br /></td></tr>
<tr class="separator:a99b47dffa2eda9af112416a9c8b93ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7b465277851c040916dfcf91474f5f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a6e7b465277851c040916dfcf91474f5f">hasImplicitUseOfPhysReg</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="memdesc:a6e7b465277851c040916dfcf91474f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction implicitly uses the specified physical register.  <a href="#a6e7b465277851c040916dfcf91474f5f">More...</a><br /></td></tr>
<tr class="separator:a6e7b465277851c040916dfcf91474f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdc3698f42abe362d81c8c02b397a34"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a8bdc3698f42abe362d81c8c02b397a34">hasImplicitDefOfPhysReg</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, const <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>=0) const </td></tr>
<tr class="memdesc:a8bdc3698f42abe362d81c8c02b397a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction implicitly defines the specified physical register.  <a href="#a8bdc3698f42abe362d81c8c02b397a34">More...</a><br /></td></tr>
<tr class="separator:a8bdc3698f42abe362d81c8c02b397a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1b8df95018312a616d9494f26b0671"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a0b1b8df95018312a616d9494f26b0671">hasDefOfPhysReg</a> (const <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, const <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;RI) const </td></tr>
<tr class="memdesc:a0b1b8df95018312a616d9494f26b0671"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction defines the specified physical register, either explicitly or implicitly.  <a href="#a0b1b8df95018312a616d9494f26b0671">More...</a><br /></td></tr>
<tr class="separator:a0b1b8df95018312a616d9494f26b0671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ecbe20e0dc248b415cd7731d517da1"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a> () const </td></tr>
<tr class="memdesc:a61ecbe20e0dc248b415cd7731d517da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the scheduling class for this instruction. The scheduling class is an index into the <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> table. This returns zero if there is no known scheduling information for the instruction.  <a href="#a61ecbe20e0dc248b415cd7731d517da1">More...</a><br /></td></tr>
<tr class="separator:a61ecbe20e0dc248b415cd7731d517da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a17b854d9787d11797d9334a22647d"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#ae8a17b854d9787d11797d9334a22647d">getSize</a> () const </td></tr>
<tr class="memdesc:ae8a17b854d9787d11797d9334a22647d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot be known from the opcode.  <a href="#ae8a17b854d9787d11797d9334a22647d">More...</a><br /></td></tr>
<tr class="separator:ae8a17b854d9787d11797d9334a22647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4cfb75715d768234cee203fb53f16c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a0f4cfb75715d768234cee203fb53f16c">findFirstPredOperandIdx</a> () const </td></tr>
<tr class="memdesc:a0f4cfb75715d768234cee203fb53f16c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the index of the first operand in the operand list that is used to represent the predicate. It returns -1 if none is found.  <a href="#a0f4cfb75715d768234cee203fb53f16c">More...</a><br /></td></tr>
<tr class="separator:a0f4cfb75715d768234cee203fb53f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:adcb5f001406dc2b45024dd582c444e6d"><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#adcb5f001406dc2b45024dd582c444e6d">Opcode</a></td></tr>
<tr class="separator:adcb5f001406dc2b45024dd582c444e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c07a5f15c9d1ccad93dc1c57f79c09"><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a></td></tr>
<tr class="separator:a53c07a5f15c9d1ccad93dc1c57f79c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc1de9217edcb8e7aff85bc7916ec03"><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a0cc1de9217edcb8e7aff85bc7916ec03">NumDefs</a></td></tr>
<tr class="separator:a0cc1de9217edcb8e7aff85bc7916ec03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee44339b41568c74881f90122fee878"><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#abee44339b41568c74881f90122fee878">SchedClass</a></td></tr>
<tr class="separator:abee44339b41568c74881f90122fee878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80291694b54eac4126454e13cefe1ff8"><td class="memItemLeft" align="right" valign="top">unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a80291694b54eac4126454e13cefe1ff8">Size</a></td></tr>
<tr class="separator:a80291694b54eac4126454e13cefe1ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54fc2039746ee6eff204883932692513"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a54fc2039746ee6eff204883932692513">Flags</a></td></tr>
<tr class="separator:a54fc2039746ee6eff204883932692513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e0fcca2366f30d5e35b3d7dcb9c65f"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a></td></tr>
<tr class="separator:a46e0fcca2366f30d5e35b3d7dcb9c65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353922da68565393f92a0a199b73052d"><td class="memItemLeft" align="right" valign="top">const uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a353922da68565393f92a0a199b73052d">ImplicitUses</a></td></tr>
<tr class="separator:a353922da68565393f92a0a199b73052d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40df3e44b02d891af19cf0738294dfe5"><td class="memItemLeft" align="right" valign="top">const uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a40df3e44b02d891af19cf0738294dfe5">ImplicitDefs</a></td></tr>
<tr class="separator:a40df3e44b02d891af19cf0738294dfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4766bd7c8b854a0c28d85283ab303ad"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a></td></tr>
<tr class="separator:aa4766bd7c8b854a0c28d85283ab303ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5443e502a8afa66677bf437750183869"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#a5443e502a8afa66677bf437750183869">DeprecatedFeatureMask</a></td></tr>
<tr class="separator:a5443e502a8afa66677bf437750183869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada409cd577dc34a91cb66510020e5abb"><td class="memItemLeft" align="right" valign="top">bool(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCInstrDesc.html#ada409cd577dc34a91cb66510020e5abb">ComplexDeprecationInfo</a> )(<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;, <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;, std::string &amp;)</td></tr>
<tr class="separator:ada409cd577dc34a91cb66510020e5abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> - Describe properties that are true of each instruction in the target description file. This captures information about side effects, register use and many other things. There is one instance of this struct for each target instruction class, and the <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> class points to this struct directly to describe itself. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00137">137</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="af5f3734bf3e8e12b80b3aa19261e41b1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::canFoldAsLoad </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canFoldAsLoad - Return true for instructions that can be folded as memory operands in other instructions. The most common use for this is instructions that are simple loads from memory that don't modify the loaded value in any way, but it can also be used for instructions that can be expressed as constant-pool loads, such as V_SETALLONES on x86, to allow them to be folded when it is beneficial. This should only be set on instructions that return a value in their only virtual register definition. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00356">356</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00115">llvm::MCID::FoldableAsLoad</a>.</p>

</div>
</div>
<a class="anchor" id="a0f4cfb75715d768234cee203fb53f16c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::MCInstrDesc::findFirstPredOperandIdx </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Find the index of the first operand in the operand list that is used to represent the predicate. It returns -1 if none is found. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00583">583</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>.</p>

<p>Referenced by <a class="el" href="ARMAsmParser_8cpp_source.html#l05313">instIsBreakpoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a7e8571f2086202ab0cfaca7c2ceb81b4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::getDeprecatedInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>Info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if a certain instruction is deprecated and if so returns the reason in <code>Info</code>. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00168">168</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCSubtargetInfo_8h_source.html#l00067">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a24e41b39bcb0e2bfb79bb750f7091f61"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCInstrDesc::getFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return flags of this instruction. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00203">203</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8h_source.html#l00315">llvm::MachineInstr::hasProperty()</a>.</p>

</div>
</div>
<a class="anchor" id="ad11fbecb594b25b4763177a2a9cd4dc6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t* llvm::MCInstrDesc::getImplicitDefs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getImplicitDefs - Return a list of registers that are potentially written by any instance of this machine instruction. For example, on <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching. ">X86</a>, many instructions implicitly set the flags register. In this case, they are marked as setting the FLAGS. Likewise, many instructions always deposit their result in a physical register. For example, the <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching. ">X86</a> divide instruction always deposits the quotient and remainder in the EAX/EDX registers. For that instruction, this will return a list containing the EAX/EDX/EFLAGS registers.</p>
<p>This method returns null if the instruction has no implicit defs. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00523">523</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00448">CheckForLiveRegDef()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00639">llvm::InstrEmitter::EmitDbgValue()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01242">getNodeRegMask()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00433">getPhysicalRegisterVT()</a>, <a class="el" href="Thumb2SizeReduction_8cpp_source.html#l00213">HasImplicitCPSRDef()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l01091">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a7cd8c14f28807f9518168b3c3bdc80ff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t* llvm::MCInstrDesc::getImplicitUses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getImplicitUses - Return a list of registers that are potentially read by any instance of this machine instruction. For example, on <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching. ">X86</a>, the "adc" instruction adds two register operands and adds the carry bit in from the flags register. In this case, the instruction is marked as implicitly reading the flags. Likewise, the variable shift instruction on <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching. ">X86</a> is marked as implicitly reading the 'CL' register, which it always does.</p>
<p>This method returns null if the instruction has no implicit uses. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00501">501</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="InstrEmitter_8cpp_source.html#l00639">llvm::InstrEmitter::EmitDbgValue()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l01091">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d472a8ee447cef18a71beb229d4d252"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCInstrDesc::getNumDefs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of MachineOperands that are register definitions. Register definitions always occur at the start of the machine operand list. This is the number of "outs" in the .td file, and does not include implicit defs. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00198">198</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02582">canEnableCoalescing()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00119">llvm::TargetInstrInfo::commuteInstruction()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00094">llvm::createAMDGPUISelDag()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l00370">llvm::createARMJITCodeEmitterPass()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00639">llvm::InstrEmitter::EmitDbgValue()</a>, <a class="el" href="FastISel_8cpp_source.html#l01393">llvm::FastISel::FastEmitInst_i()</a>, <a class="el" href="FastISel_8cpp_source.html#l01409">llvm::FastISel::FastEmitInst_ii()</a>, <a class="el" href="FastISel_8cpp_source.html#l01216">llvm::FastISel::FastEmitInst_r()</a>, <a class="el" href="FastISel_8cpp_source.html#l01324">llvm::FastISel::FastEmitInst_rf()</a>, <a class="el" href="FastISel_8cpp_source.html#l01280">llvm::FastISel::FastEmitInst_ri()</a>, <a class="el" href="FastISel_8cpp_source.html#l01301">llvm::FastISel::FastEmitInst_rii()</a>, <a class="el" href="FastISel_8cpp_source.html#l01235">llvm::FastISel::FastEmitInst_rr()</a>, <a class="el" href="FastISel_8cpp_source.html#l01345">llvm::FastISel::FastEmitInst_rri()</a>, <a class="el" href="FastISel_8cpp_source.html#l01369">llvm::FastISel::FastEmitInst_rrii()</a>, <a class="el" href="FastISel_8cpp_source.html#l01256">llvm::FastISel::FastEmitInst_rrr()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00180">llvm::TargetInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01252">getAddrModeUPBits()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00433">getPhysicalRegisterVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01183">llvm::ARMTargetLowering::getSchedulingPreference()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00548">llvm::ResourcePriorityQueue::initNumRegDefsLeft()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00350">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01070">isNodeChanged()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>, <a class="el" href="AsmParser_8cpp_source.html#l04098">rewritesSort()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l04637">llvm::X86InstrInfo::unfoldMemoryOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a99b47dffa2eda9af112416a9c8b93ea4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCInstrDesc::getNumImplicitDefs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of implicit defs this instruct has. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00528">528</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>.</p>

<p>Referenced by <a class="el" href="InstrEmitter_8cpp_source.html#l00639">llvm::InstrEmitter::EmitDbgValue()</a>.</p>

</div>
</div>
<a class="anchor" id="aa62fd8ef0eb3c930d3a383ec8a2a1135"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCInstrDesc::getNumImplicitUses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of implicit uses this instruction has. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00506">506</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>.</p>

<p>Referenced by <a class="el" href="InstrEmitter_8cpp_source.html#l00639">llvm::InstrEmitter::EmitDbgValue()</a>.</p>

</div>
</div>
<a class="anchor" id="a55194ec3a1e49d04eab64e993e614246"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCInstrDesc::getNumOperands </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (<a class="el" href="classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718" title="Return true if this instruction can have a variable number of operands. In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present). ">isVariadic()</a> returns true) instructions may have additional operands at the end of the list, and note that the machine instruction may include implicit register def/uses as well. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00190">190</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="MipsDelaySlotFiller_8cpp_source.html#l00271">addLiveInRegs()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07989">llvm::ARMTargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02582">canEnableCoalescing()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04456">llvm::X86InstrInfo::canFoldMemoryOperand()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00122">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01370">llvm::MachineInstr::copyImplicitOps()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00533">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00094">llvm::createAMDGPUISelDag()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l00370">llvm::createARMJITCodeEmitterPass()</a>, <a class="el" href="X86CodeEmitter_8cpp_source.html#l00162">determineREX()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00950">DetermineREXPrefix()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00639">llvm::InstrEmitter::EmitDbgValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03821">Expand2AddrUndef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00813">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02462">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03939">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03871">FuseTwoAddrInst()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01252">getAddrModeUPBits()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00350">GetDSubRegs()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l00558">getInstDesc()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00550">llvm::ARMBaseInstrInfo::GetInstSizeInBytes()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l00675">getLSMultipleTransferSize()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l01128">getMemoryOpOffset()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00567">llvm::X86II::getOperandBias()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00393">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00040">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="MipsLongBranch_8cpp_source.html#l00105">getTargetMBB()</a>, <a class="el" href="ARMConstantIslandPass_8cpp_source.html#l01164">getUnconditionalBrDisp()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00294">HasSecRelSymbolRef()</a>, <a class="el" href="X86CodeEmitter_8cpp_source.html#l00643">Is64BitMemOperand()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00350">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="Thumb2ITBlockPass_8cpp_source.html#l00092">isCopy()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01070">isNodeChanged()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00772">isOperandKill()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00925">isOperandOf()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03744">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00190">RemoveUnusedGlue()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04032">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>, and <a class="el" href="Thumb2SizeReduction_8cpp_source.html#l00335">VerifyLowRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a084170c688db518f99a4a7aed9cc84a0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCInstrDesc::getOpcode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the opcode number for this descriptor. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00181">181</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03289">adjustDefLatency()</a>, <a class="el" href="X86CodeEmitter_8cpp_source.html#l00123">llvm::createX86JITCodeEmitterPass()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00295">llvm::MSP430InstrInfo::GetInstSizeInBytes()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">llvm::ARMBaseInstrInfo::getOperandLatency()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00019">hasRAWHazard()</a>, <a class="el" href="X86CodeEmitter_8cpp_source.html#l00643">Is64BitMemOperand()</a>, <a class="el" href="MLxExpansionPass_8cpp_source.html#l00198">isFpMulInstruction()</a>, <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l00308">isScaledConstantInRange()</a>, and <a class="el" href="Thumb2SizeReduction_8cpp_source.html#l00335">VerifyLowRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a406bec242e875c065e0e575effe4c339"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::MCInstrDesc::getOperandConstraint </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1">MCOI::OperandConstraint</a>&#160;</td>
          <td class="paramname"><em>Constraint</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the value of the specific constraint if it is set. Returns -1 if it is not set. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00156">156</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00074">llvm::MCOperandInfo::Constraints</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02582">canEnableCoalescing()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04456">llvm::X86InstrInfo::canFoldMemoryOperand()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00154">llvm::PPCInstrInfo::commuteInstruction()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00119">llvm::TargetInstrInfo::commuteInstruction()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01807">convertNEONDataProcToThumb()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l00370">llvm::createARMJITCodeEmitterPass()</a>, <a class="el" href="X86CodeEmitter_8cpp_source.html#l00162">determineREX()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00950">DetermineREXPrefix()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03939">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01252">getAddrModeUPBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00567">llvm::X86II::getOperandBias()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00294">HasSecRelSymbolRef()</a>, <a class="el" href="X86CodeEmitter_8cpp_source.html#l00643">Is64BitMemOperand()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00925">isOperandOf()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00190">RemoveUnusedGlue()</a>.</p>

</div>
</div>
<a class="anchor" id="a61ecbe20e0dc248b415cd7731d517da1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCInstrDesc::getSchedClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the scheduling class for this instruction. The scheduling class is an index into the <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> table. This returns zero if there is no known scheduling information for the instruction. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00570">570</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00066">llvm::DFAPacketizer::canReserveResources()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00155">llvm::TargetSchedModel::computeOperandLatency()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00742">llvm::TargetInstrInfo::computeOperandLatency()</a>, <a class="el" href="ScoreboardHazardRecognizer_8cpp_source.html#l00178">llvm::ScoreboardHazardRecognizer::EmitInstruction()</a>, <a class="el" href="ScoreboardHazardRecognizer_8cpp_source.html#l00118">llvm::ScoreboardHazardRecognizer::getHazardType()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00680">llvm::TargetInstrInfo::getInstrLatency()</a>, <a class="el" href="MC_2MCDisassembler_2Disassembler_8cpp_source.html#l00182">getItineraryLatency()</a>, <a class="el" href="MC_2MCDisassembler_2Disassembler_8cpp_source.html#l00207">getLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00077">llvm::TargetSchedModel::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00648">llvm::TargetInstrInfo::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02578">getNumMicroOpsSwiftLdSt()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">llvm::ARMBaseInstrInfo::getOperandLatency()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00705">llvm::TargetInstrInfo::getOperandLatency()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00841">getPredicatedRegister()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01183">llvm::ARMTargetLowering::getSchedulingPreference()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00691">llvm::TargetInstrInfo::hasLowDefLatency()</a>, <a class="el" href="DFAPacketizer_8cpp_source.html#l00078">llvm::DFAPacketizer::reserveResources()</a>, and <a class="el" href="TargetSchedule_8cpp_source.html#l00103">llvm::TargetSchedModel::resolveSchedClass()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8a17b854d9787d11797d9334a22647d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCInstrDesc::getSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot be known from the opcode. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00576">576</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00067">llvm::createSIMCCodeEmitter()</a>, <a class="el" href="ARMMCCodeEmitter_8cpp_source.html#l00890">EvaluateAsPCRel()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00268">llvm::MipsInstrInfo::GetInstSizeInBytes()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00578">llvm::AArch64InstrInfo::getInstSizeInBytes()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00550">llvm::ARMBaseInstrInfo::GetInstSizeInBytes()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01031">llvm::SystemZInstrInfo::getInstSizeInBytes()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01070">isNodeChanged()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b1b8df95018312a616d9494f26b0671"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::hasDefOfPhysReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction defines the specified physical register, either explicitly or implicitly. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00557">557</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInst_8h_source.html#l00163">llvm::MCInst::getOperand()</a>, <a class="el" href="MCInst_8h_source.html#l00063">llvm::MCOperand::getReg()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MCInst_8h_source.html#l00056">llvm::MCOperand::isReg()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00420">llvm::MCRegisterInfo::isSubRegisterEq()</a>.</p>

</div>
</div>
<a class="anchor" id="aa143e50ebe5f0b28481cacf670226c52"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::hasDelaySlot </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasDelaySlot - Returns true if the specified instruction has a delay slot which must be filled by the code generator. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00344">344</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00114">llvm::MCID::DelaySlot</a>.</p>

<p>Referenced by <a class="el" href="MipsAsmParser_8cpp_source.html#l00558">getInstDesc()</a>.</p>

</div>
</div>
<a class="anchor" id="a618aeb379cf3275f58c03583ed71e894"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::hasExtraDefRegAllocReq </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasExtraDefRegAllocReq - Returns true if this instruction def operands have special register allocation requirements that are not captured by the operand register classes. e.g. ARM::LDRD's two def registers must be an even / odd pair, ARM::LDM registers have to be in ascending order. Post-register allocation passes should not attempt to change allocations for definitions of instructions with this flag. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00487">487</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00128">llvm::MCID::ExtraDefRegAllocReq</a>.</p>

</div>
</div>
<a class="anchor" id="a27772a92c52d42b190e9c4db05b1da82"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::hasExtraSrcRegAllocReq </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasExtraSrcRegAllocReq - Returns true if this instruction source operands have special register allocation requirements that are not captured by the operand register classes. e.g. ARM::STRD's two source registers must be an even / odd pair, ARM::STM registers have to be in ascending order. Post-register allocation passes should not attempt to change allocations for sources of instructions with this flag. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00477">477</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00127">llvm::MCID::ExtraSrcRegAllocReq</a>.</p>

</div>
</div>
<a class="anchor" id="a8bdc3698f42abe362d81c8c02b397a34"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::hasImplicitDefOfPhysReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction implicitly defines the specified physical register. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00546">546</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">llvm::ARMBaseInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e7b465277851c040916dfcf91474f5f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::hasImplicitUseOfPhysReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction implicitly uses the specified physical register. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00537">537</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab05d1cccbb3eb5ac5a66e703f969528d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::hasOptionalDef </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set if this instruction has an optional definition, e.g. <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a> instructions which can set condition code if 's' bit is set. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00215">215</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00102">llvm::MCID::HasOptionalDef</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02462">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l05700">getRealVLDOpcode()</a>, and <a class="el" href="Thumb2SizeReduction_8cpp_source.html#l00335">VerifyLowRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="adad19ba526409f8c998244f317e12e4c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::hasPostISelHook </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasPostISelHook - Return true if this instruction requires <em>adjustment</em> after instruction selection by calling a target hook. For example, this can be used to fill in <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a> 's' optional operand depending on whether the conditional flag register is used. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00449">449</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00124">llvm::MCID::HasPostISelHook</a>.</p>

</div>
</div>
<a class="anchor" id="add77fb5a33bf1e22ac391c986a1632e2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::hasUnmodeledSideEffects </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasUnmodeledSideEffects - Return true if this instruction has side effects that are not modeled by other flags. This does not return true for instructions whose effects are captured by:</p>
<ol type="1">
<li>Their operand list and implicit definition/use list. Register use/def info is explicit for instructions.</li>
<li>Memory accesses. <a class="el" href="classllvm_1_1Use.html">Use</a> mayLoad/mayStore.</li>
<li>Calling, branching, returning: use isCall/isReturn/isBranch.</li>
</ol>
<p>Examples of side effects would be modifying 'invisible' machine state like a control register, flushing a cache, modifying a register invisible to LLVM, etc. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00393">393</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00120">llvm::MCID::UnmodeledSideEffects</a>.</p>

</div>
</div>
<a class="anchor" id="a7e2f958623717e1e5ea9ab0cdd5b44df"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isAsCheapAsAMove </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isAsCheapAsAMove - Returns true if this instruction has the same cost (or less) than a move instruction. This is useful during certain types of optimizations (e.g., remat during two-address conversion or machine licm) where we would like to remat or hoist the instruction, but not if it costs more than moving the instruction into the appropriate register. Note, we are not marking copies from and to the same register class with this flag. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00467">467</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00126">llvm::MCID::CheapAsAMove</a>.</p>

</div>
</div>
<a class="anchor" id="a3453a62eef36c140ee97806c2360f18c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isBarrier </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the specified instruction stops control flow from executing the instruction immediately following it. Examples include unconditional branches and return instructions. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00239">239</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00106">llvm::MCID::Barrier</a>.</p>

<p>Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00841">getPredicatedRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a72ac95a26d49ec50e7b76036ddf5af30"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isBitcast </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction is a bitcast instruction. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00326">326</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00112">llvm::MCID::Bitcast</a>.</p>

</div>
</div>
<a class="anchor" id="a10f198ee05145113be62a89685ef893f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isBranch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if this is a conditional, unconditional, or indirect branch. Predicates below can be used to discriminate between these cases, and the <a class="el" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">TargetInstrInfo::AnalyzeBranch</a> method can be used to get more information. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00257">257</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00108">llvm::MCID::Branch</a>.</p>

<p>Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00841">getPredicatedRegister()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00621">llvm::HexagonInstrInfo::isBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="a7981f38e296fd86b0cea036317fc1fcd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isCall </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instruction is a call. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00232">232</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00105">llvm::MCID::Call</a>.</p>

<p>Referenced by <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">llvm::ARMBaseInstrInfo::getOperandLatency()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00841">getPredicatedRegister()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00381">IsControlFlow()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00402">llvm::ResourcePriorityQueue::SUSchedulingCost()</a>.</p>

</div>
</div>
<a class="anchor" id="a461d623da8ede72dea777c00e12dc2a5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isCommutable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isCommutable - Return true if this may be a 2- or 3-address instruction (of the form "X = op Y, Z, ..."), which produces the same result if Y and Z are exchanged. If this flag is set, then the <a class="el" href="classllvm_1_1TargetInstrInfo.html#a5c36456408da4afa0fa2f60a9da88ddb">TargetInstrInfo::commuteInstruction</a> method may be used to hack on the instruction.</p>
<p>Note that this flag may be set on instructions that are only commutable sometimes. In these cases, the call to commuteInstruction will fail. Also note that some instructions require non-trivial modification to commute them. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00411">411</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00121">llvm::MCID::Commutable</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01070">isNodeChanged()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00925">isOperandOf()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00190">RemoveUnusedGlue()</a>.</p>

</div>
</div>
<a class="anchor" id="a34f160e21cae3325a1d2f74b42e80a0b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isCompare </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction is a comparison. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00315">315</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00110">llvm::MCID::Compare</a>.</p>

<p>Referenced by <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00289">getNewValueJumpOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="add429ec6b3a67f4d6c4d1fd6a9c91a30"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isConditionalBranch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a branch which may fall through to the next instruction or may transfer control flow to some other block. The <a class="el" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">TargetInstrInfo::AnalyzeBranch</a> method can be used to get more information about this branch. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00271">271</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l00688">isBranch()</a>.</p>

<p>Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00392">DoesModifyCalleeSavedReg()</a>, and <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00841">getPredicatedRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e39904e952d124093c07d34c1667270"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isConvertibleTo3Addr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isConvertibleTo3Addr - Return true if this is a 2-address instruction which can be changed into a 3-address instruction if needed. Doing this transformation can be profitable in the register allocator, because it means that the instruction can use a 2-address form if possible, but degrade into a less efficient form if the source and dest register cannot be assigned to the same register. For example, this allows the x86 backend to turn a "shl reg, 3" instruction into an LEA instruction, which is the same speed as the shift but has bigger code size.</p>
<p>If this returns true, then the target must implement the <a class="el" href="classllvm_1_1TargetInstrInfo.html#a44615a621d026eb7259dae2335fd835a">TargetInstrInfo::convertToThreeAddress</a> method for this instruction, which is allowed to fail if the transformation isn't valid for this specific instruction (e.g. shl reg, 4 on x86). </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00429">429</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00122">llvm::MCID::ConvertibleTo3Addr</a>.</p>

</div>
</div>
<a class="anchor" id="a6b6e069e0e6ac6a981f10dc31aea4715"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isIndirectBranch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is an indirect branch, such as a branch through a register. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00263">263</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00109">llvm::MCID::IndirectBranch</a>.</p>

</div>
</div>
<a class="anchor" id="a096d39a579e25f8924f4deb6998a2b5e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isMoveImmediate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction is a move immediate (including conditional moves) instruction. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00321">321</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00111">llvm::MCID::MoveImm</a>.</p>

</div>
</div>
<a class="anchor" id="a4f89b3788ce7e767a37bd2400b61de09"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isNotDuplicable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction cannot be safely duplicated. For example, if the instruction has a unique labels attached to it, duplicating it would cause multiple definition errors. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00338">338</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00119">llvm::MCID::NotDuplicable</a>.</p>

</div>
</div>
<a class="anchor" id="a6b5a647ad7de4a9bdb8249a1856e171d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isPredicable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction has a predicate operand that controls execution. It may be set to 'always', or may be set to other values. There are various methods in <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> that can be used to control and modify the predicate in this instruction. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00310">310</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00118">llvm::MCID::Predicable</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01082">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l05313">instIsBreakpoint()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00639">llvm::HexagonInstrInfo::isPredicable()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00260">llvm::AMDGPUInstrInfo::isPredicable()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00705">llvm::TargetInstrInfo::isPredicable()</a>, and <a class="el" href="Thumb2SizeReduction_8cpp_source.html#l00335">VerifyLowRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="ac4746c2ec34b1f1a4ceee76d9f159fe3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isPseudo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a pseudo instruction that doesn't correspond to a real machine instruction. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00222">222</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00103">llvm::MCID::Pseudo</a>.</p>

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00813">llvm::PPCInstrInfo::FoldImmediate()</a>, and <a class="el" href="HexagonMCInst_8cpp_source.html#l00039">llvm::HexagonMCInst::isCanon()</a>.</p>

</div>
</div>
<a class="anchor" id="a0d849a159edcf1ef9591e939a0f998c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isRematerializable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isRematerializable - Returns true if this instruction is a candidate for remat. This flag is deprecated, please don't use it anymore. If this flag is set, the isReallyTriviallyReMaterializable() method is called to verify the instruction is really rematable. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00457">457</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00125">llvm::MCID::Rematerializable</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00068">llvm::TargetInstrInfo::isTriviallyReMaterializable()</a>.</p>

</div>
</div>
<a class="anchor" id="a3446f5624b1c8b772a160db4229544e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isReturn </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instruction is a return. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00227">227</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00104">llvm::MCID::Return</a>.</p>

<p>Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00841">getPredicatedRegister()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a6c420b513e8a1597af8c91f7246947"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isSelect </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a select instruction. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00331">331</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00113">llvm::MCID::Select</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8h_source.html#l00454">llvm::TargetInstrInfo::analyzeSelect()</a>.</p>

</div>
</div>
<a class="anchor" id="a948d27dfb808f0e510fefdba6d34505d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isTerminator </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if this instruction part of the terminator for a basic block. Typically this is things like return and branch instructions. </p>
<p>Various passes use this to insert code into the bottom of a basic block, but before control flow occurs. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00249">249</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00107">llvm::MCID::Terminator</a>.</p>

<p>Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00381">IsControlFlow()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01644">llvm::HexagonInstrInfo::isSchedulingBoundary()</a>.</p>

</div>
</div>
<a class="anchor" id="a43f118c1f8eec46bc8d0742464cb29d5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isUnconditionalBranch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a branch which always transfers control flow to some other block. The <a class="el" href="classllvm_1_1TargetInstrInfo.html#a641441a84a88e01223f3c091dfb50694">TargetInstrInfo::AnalyzeBranch</a> method can be used to get more information about this branch. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00279">279</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l00688">isBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="a904941eb12eefd3ce867ac37f296d718"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::isVariadic </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction can have a variable number of operands. In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present). </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00209">209</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00101">llvm::MCID::Variadic</a>.</p>

<p>Referenced by <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, and <a class="el" href="InstrEmitter_8cpp_source.html#l00639">llvm::InstrEmitter::EmitDbgValue()</a>.</p>

</div>
</div>
<a class="anchor" id="a79fe1a55f6637b1d9edee5d3534b35ca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::mayAffectControlFlow </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a branch or an instruction which directly writes to the program counter. Considered 'may' affect rather than 'does' affect as things like predication are not taken into account. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00286">286</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInst_8h_source.html#l00165">llvm::MCInst::getNumOperands()</a>, <a class="el" href="MCInst_8h_source.html#l00163">llvm::MCInst::getOperand()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00310">llvm::MCRegisterInfo::getProgramCounter()</a>, <a class="el" href="MCInst_8h_source.html#l00063">llvm::MCOperand::getReg()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00688">isBranch()</a>, <a class="el" href="MCInst_8h_source.html#l00056">llvm::MCOperand::isReg()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00420">llvm::MCRegisterInfo::isSubRegisterEq()</a>.</p>

</div>
</div>
<a class="anchor" id="ad526db981cdc3361585a92b6bba42137"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::mayLoad </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction could possibly read memory. Instructions with this flag set are not necessarily simple load instructions, they may load a value and modify it, for example. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00367">367</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00116">llvm::MCID::MayLoad</a>.</p>

<p>Referenced by <a class="el" href="SystemZInstrBuilder_8h_source.html#l00027">llvm::addFrameReference()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l00558">getInstDesc()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01821">llvm::HexagonInstrInfo::getNonExtOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">llvm::ARMBaseInstrInfo::getOperandLatency()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00474">GetPostIncrementOperand()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00514">GetStoreValueOperand()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01787">llvm::HexagonInstrInfo::NonExtEquivalentExists()</a>, <a class="el" href="PPCHazardRecognizers_8cpp_source.html#l00074">llvm::PPCHazardRecognizer970::PPCHazardRecognizer970()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00190">RemoveUnusedGlue()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l02350">llvm::SelectionDAGISel::SelectCodeCommon()</a>.</p>

</div>
</div>
<a class="anchor" id="a7146d8440bad26a32a80ae4362298783"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::mayStore </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this instruction could possibly modify memory. Instructions with this flag set are not necessarily simple store instructions, they may store a modified value based on their operands, or may not actually modify anything, for example. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00376">376</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00117">llvm::MCID::MayStore</a>.</p>

<p>Referenced by <a class="el" href="SystemZInstrBuilder_8h_source.html#l00027">llvm::addFrameReference()</a>, <a class="el" href="SIInsertWaits_8cpp_source.html#l00119">llvm::createSIInsertWaits()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l00558">getInstDesc()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01821">llvm::HexagonInstrInfo::getNonExtOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00474">GetPostIncrementOperand()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00841">getPredicatedRegister()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00514">GetStoreValueOperand()</a>, <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l00308">isScaledConstantInRange()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01787">llvm::HexagonInstrInfo::NonExtEquivalentExists()</a>, <a class="el" href="PPCHazardRecognizers_8cpp_source.html#l00074">llvm::PPCHazardRecognizer970::PPCHazardRecognizer970()</a>, <a class="el" href="AsmParser_8cpp_source.html#l04098">rewritesSort()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l02350">llvm::SelectionDAGISel::SelectCodeCommon()</a>.</p>

</div>
</div>
<a class="anchor" id="aea25210a8b6803db151f8422480e8d72"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCInstrDesc::usesCustomInsertionHook </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>usesCustomInsertionHook - Return true if this instruction requires custom insertion support when the DAG scheduler is inserting it into a machine basic block. If this is true for the instruction, it basically means that it is a pseudo instruction used at <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> time that is expanded out into magic code by the target when MachineInstrs are formed.</p>
<p>If this is true, the TargetLoweringInfo::InsertAtEndOfBasicBlock method is used to insert this into the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>. </p>

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00441">441</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00123">llvm::MCID::UsesCustomInserter</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="ada409cd577dc34a91cb66510020e5abb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool(* llvm::MCInstrDesc::ComplexDeprecationInfo) (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;, <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;, std::string &amp;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00152">152</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5443e502a8afa66677bf437750183869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t llvm::MCInstrDesc::DeprecatedFeatureMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00149">149</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54fc2039746ee6eff204883932692513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCInstrDesc::Flags</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00144">144</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40df3e44b02d891af19cf0738294dfe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t* llvm::MCInstrDesc::ImplicitDefs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00147">147</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00448">CheckForLiveRegDef()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="FastISel_8cpp_source.html#l01393">llvm::FastISel::FastEmitInst_i()</a>, <a class="el" href="FastISel_8cpp_source.html#l01409">llvm::FastISel::FastEmitInst_ii()</a>, <a class="el" href="FastISel_8cpp_source.html#l01216">llvm::FastISel::FastEmitInst_r()</a>, <a class="el" href="FastISel_8cpp_source.html#l01324">llvm::FastISel::FastEmitInst_rf()</a>, <a class="el" href="FastISel_8cpp_source.html#l01280">llvm::FastISel::FastEmitInst_ri()</a>, <a class="el" href="FastISel_8cpp_source.html#l01301">llvm::FastISel::FastEmitInst_rii()</a>, <a class="el" href="FastISel_8cpp_source.html#l01235">llvm::FastISel::FastEmitInst_rr()</a>, <a class="el" href="FastISel_8cpp_source.html#l01345">llvm::FastISel::FastEmitInst_rri()</a>, <a class="el" href="FastISel_8cpp_source.html#l01369">llvm::FastISel::FastEmitInst_rrii()</a>, <a class="el" href="FastISel_8cpp_source.html#l01256">llvm::FastISel::FastEmitInst_rrr()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01242">getNodeRegMask()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00433">getPhysicalRegisterVT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l01091">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a353922da68565393f92a0a199b73052d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t* llvm::MCInstrDesc::ImplicitUses</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00146">146</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l01091">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a0cc1de9217edcb8e7aff85bc7916ec03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short llvm::MCInstrDesc::NumDefs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00141">141</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l04637">llvm::X86InstrInfo::unfoldMemoryOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a53c07a5f15c9d1ccad93dc1c57f79c09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short llvm::MCInstrDesc::NumOperands</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00140">140</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="ARMDisassembler_8cpp_source.html#l00564">AddThumb1SBit()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l05700">getRealVLDOpcode()</a>, and <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00369">llvm::MipsSEInstrInfo::loadImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="adcb5f001406dc2b45024dd582c444e6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short llvm::MCInstrDesc::Opcode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00139">139</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="ARMCodeEmitter_8cpp_source.html#l00370">llvm::createARMJITCodeEmitterPass()</a>, <a class="el" href="ScoreboardHazardRecognizer_8cpp_source.html#l00178">llvm::ScoreboardHazardRecognizer::EmitInstruction()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01252">getAddrModeUPBits()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">llvm::ARMBaseInstrInfo::getOperandLatency()</a>, <a class="el" href="X86CodeEmitter_8cpp_source.html#l00643">Is64BitMemOperand()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01070">isNodeChanged()</a>.</p>

</div>
</div>
<a class="anchor" id="aa4766bd7c8b854a0c28d85283ab303ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a>* llvm::MCInstrDesc::OpInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00148">148</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="ARMDisassembler_8cpp_source.html#l00564">AddThumb1SBit()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07989">llvm::ARMTargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00694">llvm::R600InstrInfo::AnalyzeBranch()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00909">llvm::SITargetLowering::analyzeImmediate()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00155">llvm::TargetSchedModel::computeOperandLatency()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00094">llvm::createAMDGPUISelDag()</a>, <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00067">llvm::createSIMCCodeEmitter()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01082">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00813">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01252">getAddrModeUPBits()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l00558">getInstDesc()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00393">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l05700">getRealVLDOpcode()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00040">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01070">isNodeChanged()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, and <a class="el" href="Thumb2SizeReduction_8cpp_source.html#l00335">VerifyLowRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="abee44339b41568c74881f90122fee878"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short llvm::MCInstrDesc::SchedClass</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00142">142</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80291694b54eac4126454e13cefe1ff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short llvm::MCInstrDesc::Size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00143">143</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a46e0fcca2366f30d5e35b3d7dcb9c65f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t llvm::MCInstrDesc::TSFlags</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MCInstrDesc_8h_source.html#l00145">145</a> of file <a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a>.</p>

<p>Referenced by <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01807">convertNEONDataProcToThumb()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00122">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l00370">llvm::createARMJITCodeEmitterPass()</a>, <a class="el" href="R600MCCodeEmitter_8cpp_source.html#l00083">llvm::createR600MCCodeEmitter()</a>, <a class="el" href="X86CodeEmitter_8cpp_source.html#l00162">determineREX()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00950">DetermineREXPrefix()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00692">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMMCCodeEmitter_8cpp_source.html#l00890">EvaluateAsPCRel()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00747">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01616">llvm::HexagonInstrInfo::getAddrMode()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01252">getAddrModeUPBits()</a>, <a class="el" href="HexagonMCInst_8cpp_source.html#l00129">llvm::HexagonMCInst::getBitCount()</a>, <a class="el" href="HexagonMCInst_8cpp_source.html#l00135">llvm::HexagonMCInst::getCExtOpNum()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01752">llvm::HexagonInstrInfo::getCExtOpNum()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03942">llvm::ARMBaseInstrInfo::getExecutionDomain()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05196">llvm::X86InstrInfo::getExecutionDomain()</a>, <a class="el" href="X86FloatingPoint_8cpp_source.html#l00330">getFPReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00432">llvm::ARMBaseRegisterInfo::getFrameIndexInstrOffset()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00295">llvm::MSP430InstrInfo::GetInstSizeInBytes()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01772">llvm::HexagonInstrInfo::getMaxValue()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01758">llvm::HexagonInstrInfo::getMinValue()</a>, <a class="el" href="HexagonMCInst_8cpp_source.html#l00069">llvm::HexagonMCInst::getNewValue()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01121">llvm::SystemZInstrInfo::getOpcodeForOffset()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">llvm::ARMBaseInstrInfo::getOperandLatency()</a>, <a class="el" href="X86FixupLEAs_8cpp_source.html#l00179">getPreviousInstr()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l05700">getRealVLDOpcode()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01831">getTruncatedShiftCount()</a>, <a class="el" href="HexagonMCInst_8cpp_source.html#l00032">llvm::HexagonMCInst::getType()</a>, <a class="el" href="HexagonMCInst_8cpp_source.html#l00063">llvm::HexagonMCInst::hasNewValue()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00019">hasRAWHazard()</a>, <a class="el" href="X86CodeEmitter_8cpp_source.html#l00643">Is64BitMemOperand()</a>, <a class="el" href="HexagonMCInst_8cpp_source.html#l00087">llvm::HexagonMCInst::isConstExtended()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01663">llvm::HexagonInstrInfo::isConstExtended()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00581">llvm::HexagonInstrInfo::isExtendable()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00606">llvm::HexagonInstrInfo::isExtended()</a>, <a class="el" href="MLxExpansionPass_8cpp_source.html#l00198">isFpMulInstruction()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00623">llvm::ARMBaseRegisterInfo::isFrameOffsetLegal()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00111">llvm::NVPTXInstrInfo::isLoadInstr()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00067">llvm::NVPTXInstrInfo::isMoveInstr()</a>, <a class="el" href="HexagonMCInst_8cpp_source.html#l00057">llvm::HexagonMCInst::isNewValue()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01513">llvm::HexagonInstrInfo::isNewValue()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00753">llvm::HexagonInstrInfo::isNewValueStore()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01739">llvm::HexagonInstrInfo::isOperandExtended()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00520">llvm::ARMBaseInstrInfo::isPredicable()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00979">llvm::HexagonInstrInfo::isPredicated()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01008">llvm::HexagonInstrInfo::isPredicatedNew()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00991">llvm::HexagonInstrInfo::isPredicatedTrue()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00623">isSimpleBD12Move()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00193">isSimpleMove()</a>, <a class="el" href="HexagonMCInst_8cpp_source.html#l00051">llvm::HexagonMCInst::isSolo()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00122">llvm::NVPTXInstrInfo::isStoreInstr()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01023">llvm::HexagonInstrInfo::mayBeNewStore()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00483">llvm::SystemZInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCHazardRecognizers_8cpp_source.html#l00074">llvm::PPCHazardRecognizer970::PPCHazardRecognizer970()</a>, <a class="el" href="X86ATTInstPrinter_8cpp_source.html#l00042">llvm::X86ATTInstPrinter::printInst()</a>, <a class="el" href="X86IntelInstPrinter_8cpp_source.html#l00034">llvm::X86IntelInstPrinter::printInst()</a>, <a class="el" href="SystemZElimCompare_8cpp_source.html#l00110">resultTests()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01969">llvm::rewriteARMFrameIndex()</a>, <a class="el" href="Thumb1RegisterInfo_8cpp_source.html#l00346">llvm::Thumb1RegisterInfo::rewriteFrameIndex()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00438">llvm::rewriteT2FrameIndex()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l05207">llvm::X86InstrInfo::setExecutionDomain()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="MCInstrDesc_8h_source.html">MCInstrDesc.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:42 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
