Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 17:45:41 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_9/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                 1519        0.019        0.000                      0                 1519        2.103        0.000                       0                  1520  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.379}        4.757           210.217         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.029        0.000                      0                 1519        0.019        0.000                      0                 1519        2.103        0.000                       0                  1520  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.378ns period=4.757ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.378ns period=4.757ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.757ns  (vclock rise@4.757ns - vclock rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.984ns (42.457%)  route 2.689ns (57.543%))
  Logic Levels:           17  (CARRY8=8 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 6.086 - 4.757 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.797ns (routing 0.001ns, distribution 0.796ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.001ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1519, routed)        0.797     1.743    demux/CLK
    SLICE_X119Y509       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y509       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.820 r  demux/sel_reg[1]/Q
                         net (fo=50, routed)          0.230     2.050    demux/sel[1]
    SLICE_X118Y509       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.288 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=36, routed)          0.250     2.538    demux/sel_reg[0]_0[5]
    SLICE_X117Y506       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     2.649 r  demux/sel[8]_i_221/O
                         net (fo=2, routed)           0.149     2.798    demux/sel[8]_i_221_n_0
    SLICE_X117Y506       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     2.835 r  demux/sel[8]_i_228/O
                         net (fo=1, routed)           0.025     2.860    demux/sel[8]_i_228_n_0
    SLICE_X117Y506       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.023 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.049    demux/sel_reg[8]_i_191_n_0
    SLICE_X117Y507       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.126 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.194     3.320    demux_n_10
    SLICE_X118Y508       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     3.436 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.320     3.756    demux/sel[8]_i_64[1]
    SLICE_X118Y506       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     3.936 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.335     4.271    demux_n_86
    SLICE_X117Y510       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     4.341 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.190     4.531    sel[8]_i_36_n_0
    SLICE_X117Y510       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     4.620 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.016     4.636    demux/sel[8]_i_28_0[1]
    SLICE_X117Y510       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.873 r  demux/sel_reg[8]_i_20/O[5]
                         net (fo=5, routed)           0.303     5.176    demux_n_19
    SLICE_X120Y511       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     5.266 r  sel[8]_i_28/O
                         net (fo=1, routed)           0.009     5.275    demux/sel[8]_i_14_0[0]
    SLICE_X120Y511       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.475 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.242     5.717    demux_n_106
    SLICE_X119Y510       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.756 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     5.771    demux/sel_reg[6]_0[6]
    SLICE_X119Y510       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.888 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.914    demux/sel_reg[8]_i_4_n_0
    SLICE_X119Y511       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.970 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.167     6.137    demux/sel_reg[8]_i_3_n_15
    SLICE_X119Y509       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     6.174 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.144     6.318    demux/sel[4]_i_2_n_0
    SLICE_X120Y509       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     6.368 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.048     6.416    demux/sel20_in[3]
    SLICE_X120Y509       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.757     4.757 r  
    AP13                                              0.000     4.757 r  clk (IN)
                         net (fo=0)                   0.000     4.757    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.102 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.102    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.102 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.389    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.413 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1519, routed)        0.673     6.086    demux/CLK
    SLICE_X120Y509       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.370     6.455    
                         clock uncertainty           -0.035     6.420    
    SLICE_X120Y509       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.445    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          6.445    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  0.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 demux/genblk1[396].z_reg[396][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.378ns period=4.757ns})
  Destination:            genblk1[396].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.378ns period=4.757ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1519, routed)        0.421     0.812    demux/CLK
    SLICE_X112Y515       FDRE                                         r  demux/genblk1[396].z_reg[396][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y515       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.851 r  demux/genblk1[396].z_reg[396][0]/Q
                         net (fo=1, routed)           0.033     0.884    genblk1[396].reg_in/D[0]
    SLICE_X112Y515       FDRE                                         r  genblk1[396].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1519, routed)        0.478     1.093    genblk1[396].reg_in/CLK
    SLICE_X112Y515       FDRE                                         r  genblk1[396].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.276     0.818    
    SLICE_X112Y515       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.865    genblk1[396].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.379 }
Period(ns):         4.757
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.757       3.467      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.378       2.103      SLICE_X112Y512  demux/genblk1[180].z_reg[180][6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.378       2.103      SLICE_X111Y485  genblk1[118].reg_in/reg_out_reg[4]/C



