daphne2_daq_txonly_common_reset.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly_common_reset.vhd,
daphne2_daq_txonly_clock_module.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly/example_design/support/daphne2_daq_txonly_clock_module.vhd,
daphne2_daq_txonly_common.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly_common.vhd,
daphne2_daq_txonly_gt_usrclk_source.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly_gt_usrclk_source.vhd,
daphne2_daq_txonly_support.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly_support.vhd,
daphne2_daq_txonly_cpll_railing.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly_cpll_railing.vhd,
daphne2_daq_txonly_tx_startup_fsm.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly/example_design/daphne2_daq_txonly_tx_startup_fsm.vhd,
daphne2_daq_txonly_rx_startup_fsm.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly/example_design/daphne2_daq_txonly_rx_startup_fsm.vhd,
daphne2_daq_txonly_init.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly_init.vhd,
daphne2_daq_txonly_gt.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly_gt.vhd,
daphne2_daq_txonly_multi_gt.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly_multi_gt.vhd,
daphne2_daq_txonly_sync_block.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly/example_design/daphne2_daq_txonly_sync_block.vhd,
daphne2_daq_txonly.vhd,vhdl,xil_defaultlib,../../../ip/daphne2_daq_txonly/daphne2_daq_txonly.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
