{"vcs1":{"timestamp_begin":1747208680.049099537, "rt":9.58, "ut":9.66, "st":0.67}}
{"vcselab":{"timestamp_begin":1747208689.721033679, "rt":0.42, "ut":0.29, "st":0.12}}
{"link":{"timestamp_begin":1747208690.207423967, "rt":0.53, "ut":0.25, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747208679.348053096}
{"VCS_COMP_START_TIME": 1747208679.348053096}
{"VCS_COMP_END_TIME": 1747208690.972023881}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 481088}}
{"vcselab": {"peak_mem": 183884}}
