// Seed: 3703135781
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    output wand id_7,
    output tri0 id_8
);
  reg id_10;
  always @(id_1 !== id_0 - 1) id_10 <= 1 !=? 1;
  assign id_7 = 1 && "";
  wire id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  wire id_18;
  always @(1'b0, "") $display;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    output logic id_2
);
  reg id_4;
  always id_2 = #1 id_4;
  tri id_5;
  module_0(
      id_1, id_1, id_1, id_0, id_1, id_1, id_1, id_0, id_0
  );
  reg id_6 = 1;
  always @(1 or id_5) begin
    if (1) id_6 <= 1;
    else assume (1'b0);
  end
endmodule
