#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_00000202a2a32570 .scope module, "BS_tb" "BS_tb" 2 3;
 .timescale -9 -12;
v00000202a2a99690_0 .var "clk", 0 0;
v00000202a2a98510_0 .net "finish", 0 0, v00000202a2a99550_0;  1 drivers
v00000202a2a99730_0 .var "reset", 0 0;
v00000202a2a99a50_0 .var "start", 0 0;
S_00000202a2a32700 .scope module, "BScircuit" "BS" 2 13, 3 1 0, S_00000202a2a32570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "finish";
P_00000202a2a385a0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000010>;
P_00000202a2a385d8 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_00000202a2a38610 .param/l "Done" 1 3 17, C4<0010>;
P_00000202a2a38648 .param/l "Error" 1 3 18, C4<0011>;
P_00000202a2a38680 .param/l "Idle" 1 3 15, C4<0000>;
P_00000202a2a386b8 .param/l "ROM2RAM" 1 3 16, C4<0001>;
P_00000202a2a386f0 .param/l "SIZE" 0 3 13, +C4<00000000000000000000000000000100>;
L_00000202a2ae0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000202a2a98fb0_0 .net "RAM_read_addr_1", 1 0, L_00000202a2ae0160;  1 drivers
L_00000202a2ae01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000202a2a98290_0 .net "RAM_read_addr_2", 1 0, L_00000202a2ae01a8;  1 drivers
v00000202a2a99410_0 .net "RAM_read_data_1", 7 0, L_00000202a2a37df0;  1 drivers
v00000202a2a99050_0 .net "RAM_read_data_2", 7 0, L_00000202a2a37d80;  1 drivers
v00000202a2a98dd0_0 .net "RAM_we", 0 0, L_00000202a2a99af0;  1 drivers
v00000202a2a980b0_0 .net "RAM_write_addr", 1 0, L_00000202a2a99e10;  1 drivers
v00000202a2a98150_0 .net "RAM_write_data", 7 0, L_00000202a2a97f70;  1 drivers
v00000202a2a990f0_0 .net "ROM_read_addr", 1 0, L_00000202a2a9af20;  1 drivers
v00000202a2a98a10_0 .net "ROM_read_data", 7 0, v00000202a2a98b50_0;  1 drivers
L_00000202a2ae0088 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000202a2a99870_0 .net/2u *"_ivl_0", 3 0, L_00000202a2ae0088;  1 drivers
L_00000202a2ae01f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000202a2a98830_0 .net/2u *"_ivl_16", 3 0, L_00000202a2ae01f0;  1 drivers
v00000202a2a98ab0_0 .net *"_ivl_18", 0 0, L_00000202a2a99b90;  1 drivers
v00000202a2a98bf0_0 .net *"_ivl_2", 0 0, L_00000202a2a98790;  1 drivers
L_00000202a2ae0238 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000202a2a99910_0 .net/2u *"_ivl_20", 2 0, L_00000202a2ae0238;  1 drivers
v00000202a2a99c30_0 .net *"_ivl_22", 2 0, L_00000202a2a99cd0;  1 drivers
L_00000202a2ae0280 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000202a2a98330_0 .net/2u *"_ivl_26", 3 0, L_00000202a2ae0280;  1 drivers
v00000202a2a98c90_0 .net *"_ivl_28", 0 0, L_00000202a2a99d70;  1 drivers
L_00000202a2ae02c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000202a2a99230_0 .net/2u *"_ivl_30", 7 0, L_00000202a2ae02c8;  1 drivers
L_00000202a2ae0310 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000202a2a994b0_0 .net/2u *"_ivl_34", 3 0, L_00000202a2ae0310;  1 drivers
v00000202a2a981f0_0 .net *"_ivl_36", 0 0, L_00000202a2a9b1a0;  1 drivers
L_00000202a2ae0358 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000202a2a992d0_0 .net/2u *"_ivl_38", 2 0, L_00000202a2ae0358;  1 drivers
L_00000202a2ae00d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000202a2a983d0_0 .net/2s *"_ivl_4", 1 0, L_00000202a2ae00d0;  1 drivers
v00000202a2a99190_0 .net *"_ivl_40", 2 0, L_00000202a2a9b380;  1 drivers
L_00000202a2ae0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000202a2a99370_0 .net/2s *"_ivl_6", 1 0, L_00000202a2ae0118;  1 drivers
v00000202a2a999b0_0 .net *"_ivl_8", 1 0, L_00000202a2a986f0;  1 drivers
v00000202a2a98d30_0 .var "addr_next", 2 0;
v00000202a2a988d0_0 .var "addr_reg", 2 0;
v00000202a2a98470_0 .net "clk", 0 0, v00000202a2a99690_0;  1 drivers
v00000202a2a99550_0 .var "finish", 0 0;
v00000202a2a98e70_0 .net "reset", 0 0, v00000202a2a99730_0;  1 drivers
v00000202a2a98f10_0 .net "start", 0 0, v00000202a2a99a50_0;  1 drivers
v00000202a2a995f0_0 .var "state_next", 3 0;
v00000202a2a98010_0 .var "state_reg", 3 0;
E_00000202a2a42180/0 .event anyedge, v00000202a2a98010_0, v00000202a2a20f30_0, v00000202a2a98e70_0, v00000202a2a98f10_0;
E_00000202a2a42180/1 .event anyedge, v00000202a2a99550_0, v00000202a2a988d0_0;
E_00000202a2a42180 .event/or E_00000202a2a42180/0, E_00000202a2a42180/1;
E_00000202a2a41980 .event posedge, v00000202a2a98e70_0, v00000202a2a20f30_0;
L_00000202a2a98790 .cmp/eq 4, v00000202a2a98010_0, L_00000202a2ae0088;
L_00000202a2a986f0 .functor MUXZ 2, L_00000202a2ae0118, L_00000202a2ae00d0, L_00000202a2a98790, C4<>;
L_00000202a2a99af0 .part L_00000202a2a986f0, 0, 1;
L_00000202a2a99b90 .cmp/eq 4, v00000202a2a98010_0, L_00000202a2ae01f0;
L_00000202a2a99cd0 .functor MUXZ 3, L_00000202a2ae0238, v00000202a2a988d0_0, L_00000202a2a99b90, C4<>;
L_00000202a2a99e10 .part L_00000202a2a99cd0, 0, 2;
L_00000202a2a99d70 .cmp/eq 4, v00000202a2a98010_0, L_00000202a2ae0280;
L_00000202a2a97f70 .functor MUXZ 8, L_00000202a2ae02c8, v00000202a2a98b50_0, L_00000202a2a99d70, C4<>;
L_00000202a2a9b1a0 .cmp/eq 4, v00000202a2a98010_0, L_00000202a2ae0310;
L_00000202a2a9b380 .functor MUXZ 3, L_00000202a2ae0358, v00000202a2a988d0_0, L_00000202a2a9b1a0, C4<>;
L_00000202a2a9af20 .part L_00000202a2a9b380, 0, 2;
S_00000202a2a38730 .scope module, "RAMcircuit" "dualPortRAM" 3 29, 4 1 0, S_00000202a2a32700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 2 "read_addr_1";
    .port_info 3 /INPUT 2 "read_addr_2";
    .port_info 4 /INPUT 2 "write_addr";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /OUTPUT 8 "read_data_1";
    .port_info 7 /OUTPUT 8 "read_data_2";
P_00000202a2a1bc50 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000000010>;
P_00000202a2a1bc88 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_00000202a2a37df0 .functor BUFZ 8, L_00000202a2a985b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000202a2a37d80 .functor BUFZ 8, L_00000202a2a98650, C4<00000000>, C4<00000000>, C4<00000000>;
v00000202a2a212f0_0 .net *"_ivl_0", 7 0, L_00000202a2a985b0;  1 drivers
L_00000202a2ae03e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000202a2a211b0_0 .net *"_ivl_10", 3 0, L_00000202a2ae03e8;  1 drivers
L_00000202a2ae03a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000202a2a21a70_0 .net *"_ivl_2", 3 0, L_00000202a2ae03a0;  1 drivers
v00000202a2a21390_0 .net *"_ivl_8", 7 0, L_00000202a2a98650;  1 drivers
v00000202a2a20f30_0 .net "clk", 0 0, v00000202a2a99690_0;  alias, 1 drivers
v00000202a2a21b10_0 .var/i "idx", 31 0;
v00000202a2a21bb0 .array "ram", 0 3, 7 0;
v00000202a2a21c50_0 .net "read_addr_1", 1 0, L_00000202a2ae0160;  alias, 1 drivers
v00000202a2a21cf0_0 .net "read_addr_2", 1 0, L_00000202a2ae01a8;  alias, 1 drivers
v00000202a2a20fd0_0 .net "read_data_1", 7 0, L_00000202a2a37df0;  alias, 1 drivers
v00000202a2a21070_0 .net "read_data_2", 7 0, L_00000202a2a37d80;  alias, 1 drivers
v00000202a2a21250_0 .net "we", 0 0, L_00000202a2a99af0;  alias, 1 drivers
v00000202a2a21430_0 .net "write_addr", 1 0, L_00000202a2a99e10;  alias, 1 drivers
v00000202a2a98970_0 .net "write_data", 7 0, L_00000202a2a97f70;  alias, 1 drivers
E_00000202a2a41dc0 .event posedge, v00000202a2a20f30_0;
L_00000202a2a985b0 .array/port v00000202a2a21bb0, L_00000202a2ae03a0;
L_00000202a2a98650 .array/port v00000202a2a21bb0, L_00000202a2ae03e8;
S_00000202a29f2970 .scope module, "ROMcircuit" "ROM" 3 44, 5 1 0, S_00000202a2a32700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "read_addr";
    .port_info 1 /OUTPUT 8 "read_data";
P_00000202a2a1b850 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000000010>;
P_00000202a2a1b888 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000202a2a997d0_0 .net "read_addr", 1 0, L_00000202a2a9af20;  alias, 1 drivers
v00000202a2a98b50_0 .var "read_data", 7 0;
E_00000202a2a41a80 .event anyedge, v00000202a2a997d0_0;
    .scope S_00000202a2a38730;
T_0 ;
    %vpi_call 4 21 "$dumpfile", "test.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202a2a21b10_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000202a2a21b10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 4 22 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000202a2a21bb0, v00000202a2a21b10_0 > {0 0 0};
    %load/vec4 v00000202a2a21b10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000202a2a21b10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000202a2a38730;
T_1 ;
    %wait E_00000202a2a41dc0;
    %load/vec4 v00000202a2a21250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000202a2a98970_0;
    %load/vec4 v00000202a2a21430_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000202a2a21bb0, 0, 4;
    %vpi_call 4 30 "$display", "   ==>clk = %b, RAM[0] = %d, RAM[1] = %d, RAM[2] = %d, RAM[3] = %d\012   ==>we=%b, write_addr=%d, write_data=%d\012", v00000202a2a20f30_0, &A<v00000202a2a21bb0, 0>, &A<v00000202a2a21bb0, 1>, &A<v00000202a2a21bb0, 2>, &A<v00000202a2a21bb0, 3>, v00000202a2a21250_0, v00000202a2a21430_0, v00000202a2a98970_0 {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000202a29f2970;
T_2 ;
    %wait E_00000202a2a41a80;
    %load/vec4 v00000202a2a997d0_0;
    %pad/u 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000202a2a98b50_0, 0, 8;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000202a2a98b50_0, 0, 8;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000202a2a98b50_0, 0, 8;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000202a2a98b50_0, 0, 8;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202a2a98b50_0, 0, 8;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000202a2a98b50_0, 0, 8;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000202a2a98b50_0, 0, 8;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000202a2a32700;
T_3 ;
    %wait E_00000202a2a41980;
    %load/vec4 v00000202a2a98e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000202a2a98010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000202a2a988d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000202a2a995f0_0;
    %assign/vec4 v00000202a2a98010_0, 0;
    %load/vec4 v00000202a2a98d30_0;
    %assign/vec4 v00000202a2a988d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000202a2a32700;
T_4 ;
    %wait E_00000202a2a42180;
    %load/vec4 v00000202a2a98010_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 3 70 "$monitor", "state_reg = IDLE, clk = %b, reset = %b, start = %b, finish = %b\012", v00000202a2a98470_0, v00000202a2a98e70_0, v00000202a2a98f10_0, v00000202a2a99550_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000202a2a98010_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 3 72 "$monitor", "state_reg = ROM2RAM, clk = %b, reset = %b, start = %b, finish = %b\012", v00000202a2a98470_0, v00000202a2a98e70_0, v00000202a2a98f10_0, v00000202a2a99550_0 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000202a2a98010_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 3 74 "$monitor", "state_reg = Done, clk = %b, reset = %b, start = %b, finish = %b\012", v00000202a2a98470_0, v00000202a2a98e70_0, v00000202a2a98f10_0, v00000202a2a99550_0 {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000202a2a98010_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 3 76 "$monitor", "state_reg = Error, clk = %b, reset = %b, start = %b, finish = %b\012", v00000202a2a98470_0, v00000202a2a98e70_0, v00000202a2a98f10_0, v00000202a2a99550_0 {0 0 0};
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %load/vec4 v00000202a2a98010_0;
    %store/vec4 v00000202a2a995f0_0, 0, 4;
    %load/vec4 v00000202a2a988d0_0;
    %store/vec4 v00000202a2a98d30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202a2a99550_0, 0, 1;
    %load/vec4 v00000202a2a98010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000202a2a995f0_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v00000202a2a98f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000202a2a995f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202a2a98d30_0, 0, 3;
T_4.13 ;
    %jmp T_4.12;
T_4.9 ;
    %vpi_call 3 91 "$display", "   ==>(ROM2RAM) ==> addr_reg = %d\012", v00000202a2a988d0_0 {0 0 0};
    %load/vec4 v00000202a2a988d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_4.15, 5;
    %load/vec4 v00000202a2a988d0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000202a2a98d30_0, 0, 3;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000202a2a995f0_0, 0, 4;
T_4.16 ;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202a2a99550_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000202a2a995f0_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000202a2a32570;
T_5 ;
    %load/vec4 v00000202a2a99690_0;
    %inv;
    %store/vec4 v00000202a2a99690_0, 0, 1;
    %delay 10000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000202a2a32570;
T_6 ;
    %vpi_call 2 27 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000202a2a32570 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000202a2a99690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000202a2a99730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000202a2a99a50_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000202a2a99730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000202a2a99a50_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000202a2a99a50_0, 0;
    %delay 1000000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "BS_tb.v";
    "BS.v";
    "dualPortRAM.v";
    "ROM.v";
