vhdl xil_defaultlib  \
"../../../bd/system/ip/system_sys_mb_0/sim/system_sys_mb_0.vhd" \
"../../../bd/system/ip/system_sys_dlmb_0/sim/system_sys_dlmb_0.vhd" \
"../../../bd/system/ip/system_sys_ilmb_0/sim/system_sys_ilmb_0.vhd" \
"../../../bd/system/ip/system_sys_dlmb_cntlr_0/sim/system_sys_dlmb_cntlr_0.vhd" \
"../../../bd/system/ip/system_sys_ilmb_cntlr_0/sim/system_sys_ilmb_cntlr_0.vhd" \
"../../../bd/system/ip/system_sys_mb_debug_0/sim/system_sys_mb_debug_0.vhd" \
"../../../bd/system/ip/system_sys_rstgen_0/sim/system_sys_rstgen_0.vhd" \
"../../../bd/system/ip/system_sys_200m_rstgen_0/sim/system_sys_200m_rstgen_0.vhd" \
"../../../bd/system/ip/system_axi_ethernet_0/sim/system_axi_ethernet_0.vhd" \
"../../../bd/system/ip/system_axi_iic_main_0/sim/system_axi_iic_main_0.vhd" \
"../../../bd/system/ip/system_axi_uart_0/sim/system_axi_uart_0.vhd" \
"../../../bd/system/ip/system_axi_timer_0/sim/system_axi_timer_0.vhd" \
"../../../bd/system/ip/system_axi_gpio_lcd_0/sim/system_axi_gpio_lcd_0.vhd" \
"../../../bd/system/ip/system_axi_spi_0/sim/system_axi_spi_0.vhd" \
"../../../bd/system/ip/system_axi_gpio_0/sim/system_axi_gpio_0.vhd" \
"../../../bd/system/ip/system_axi_intc_0/sim/system_axi_intc_0.vhd" \
"../../../bd/system/ip/system_axi_linear_flash_0/sim/system_axi_linear_flash_0.vhd" \
"../../../bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/sim/bd_518a_psr0_0.vhd" \
"../../../bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/sim/bd_518a_psr_aclk_0.vhd" \
"../../../bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/sim/bd_518a_psr_aclk1_0.vhd" \
"../../../bd/system/ip/system_axi_ad9250_jesd_rstgen_0/sim/system_axi_ad9250_jesd_rstgen_0.vhd" \

nosort
