[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FifoBuffer|FifoBuffer>io_ReaderInterface_dout",
    "sources":[
      "~FifoBuffer|FifoBuffer>io_ReaderInterface_read"
    ]
  }
]