
ldbanno "RPS_impl1_map.ncd" -n Verilog -o "RPS_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the RPS_impl1_map design file.


Loading design for application ldbanno from file RPS_impl1_map.ncd.
Design name: LED_top_module
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application ldbanno from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Converting design RPS_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file RPS_impl1_mapvo.vo
Writing SDF timing to file RPS_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
