/opt/coe/synopsys/vcs/Q-2020.03-SP2-12/bin/vcs: line 6316: tclsh: command not found

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
     Version Q-2020.03-SP2-12_Full64 -- Wed Apr 17 19:16:32 2024
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Note-[BC_USE] Backward Compatibility features in use.
  Using BC configuration 
  /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vcs/synopsys_bc.setup     


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

UNIZFE: Turning ON UNIZFE mode
Parsing design file '../source/design/parity_check.sv'
Parsing design file '../source/design/fifo.sv'
Parsing design file '../source/design/clkg.sv'
Parsing design file '../source/design/dut.sv'
Parsing design file '../source/design/parity.sv'
Parsing design file '../source/stb/ram.sv'
Parsing design file '../source/stb/rom.sv'
Parsing design file '../source/stb/stb.sv'
Parsing design file '../source/stb/top.sv'
Parsing design file '../source/stb/proba.sv'
Parsing design file '../source/stb/bind_spy.sv'
Parsing design file '../source/stb/fifo_usage_spy.sv'
Parsing design file '../source/stb/wave.sv'
Parsing library directory file '/opt/coe/synopsys/vcs/Q-2020.03-SP2-12/etc/unizfe/verilog/zceiClockPort.v'
Top Level Modules:
       top
       wave
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
../source/stb/stb.sv, 38
stb, "zceiClockPort u_clk0( .cclock (clk0));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../source/stb/stb.sv, 47
stb, "zceiClockPort u_clk1( .cclock (clk1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

[UFE_FLOW]: RhinoDB Rtl Population based on design traversal started
[UFE_FLOW]: Trying to load NameDB library without path: libNameDB.so
[UFE_FLOW]: RhinoDB encryption support is disabled
[UFE_FLOW PROBES]: Status after DIRECTED matching: Processed 5 probes: 5 matched, resulting 5 signals collected for protection.

Warning-[ZEBU_SVA-NOAB] Assertion with an action block
../source/stb/top.sv, 54
"assert_design_req1_empty_assert: assert property(p1)$display("FIFO empty assertion passed");  else $error("FIFO empty assertion failed"); "
  Only severity is supported in user defined fail action block, ignoring any 
  other statements in the action block


Warning-[ZEBU_SVA-NOAB] Assertion with an action block
../source/stb/top.sv, 60
"assert_design_req2_full_assert: assert property(p2)$display("FIFO full assertion passed");  else $error("FIFO full assertion failed"); "
  Only severity is supported in user defined fail action block, ignoring any 
  other statements in the action block


Warning-[SVAC-IAAB] Immediate assert action block
../source/design/parity_check.sv, 26
parity_check, "assert((!error))$display("SVA: Passing assertion");  else $error("SVA: Parity error detected.");"
  Action blocks in immediate and deferred assertions are not supported.
  The action block is ignored.


Warning-[ZEBU_SVA-NOAB] Assertion with an action block
../source/design/parity_check.sv, 26
parity_check, "assert((!error));  else $error("SVA: Parity error detected.");"
  Only severity is supported in user defined fail action block, ignoring any 
  other statements in the action block


Warning-[ZEBUUC-DPIOUTPUT-FILTERED] DPI function call will be filtered out
../source/stb/fifo_usage_spy.sv, 30
"fifo_usage_spy"
  The DPI function call fifo_usage_spy_notify was marked for synthesis but 
  contains output nodes, which is not supported.
  DPI function call will be removed from design, and replace by an empty 
  statement.
  


Warning-[ZEBUUC-SWEEP-TFCALL] Unsupported task or function in design
../source/stb/fifo_usage_spy.sv, 30
"fifo_usage_spy"
  This task or function call is not supported in emulation. It will be 
  automatically removed
  Replacing calls on $$void by empty statement in module fifo_usage_spy.

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        Function Name|          Path|# Inp|# Out|                    Source File|Source L|Call |                         Filtered Reason|DPI Type|       Status|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
|fifo_usage_spy_notify|fifo_usage_spy|    4|   32|../source/stb/fifo_usage_spy.sv|      30|    1|                DPI function has outputs|  import|     filtered|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Processing DPI imported functions in module stb.
#   step INFO : RTLDB version is Build Q-2020.03-SP1-4 Oct 17 2022 (4399324)
Info: Invoking Simon...
Info: Simon VCS Start
                                SIMON
     Version Q-2020.03-SP2-12_Full64 -- Wed Apr 17 19:16:34 2024
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Note-[SM_PME] Processing Module/Entity
  Processing: fifo_usage_spy Parameterized Name: fifo_usage_spy


Note-[SM_PF] Processing finished
  Processing of all modules finished


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: parity_check


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: clkg


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: fifo_usage_spy


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: fifo_0000


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: parity


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: dut


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: proba


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: rom


Note-[SM_MEM_INFO] Module has inferred memories
../source/stb/rom.sv, 8
  Inferred memory statistics for module 'rom' (Instances: 1)
  ------------------------------------------------------------------------------
  |Name |Size |TotalPorts |ReadPorts |WritePorts |Reset |Initial |
  ------------------------------------------------------------------------------
  | mem | 2304(256x9) |TP:1 |RP:1(A:1,S:0) |WP:0(A:0,S:0) |R:None |I:No |
  ------------------------------------------------------------------------------


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: proba_0000


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: ram


Note-[SM_MEM_INFO] Module has inferred memories
../source/stb/ram.sv, 8
  Inferred memory statistics for module 'ram' (Instances: 1)
  ------------------------------------------------------------------------------
  |Name |Size |TotalPorts |ReadPorts |WritePorts |Reset |Initial |
  ------------------------------------------------------------------------------
  | mem | 2304(256x9) |TP:1 |RP:0(A:0,S:0) |WP:1(A:0,S:1) |R:None |I:No |
  ------------------------------------------------------------------------------


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: stb


Note-[SM_POME] Processing Module/Entity
  Performing post-processing optimizations on Module/Entity: top


Note-[SM_POF] Processing finished
  Post-processing optimizations of all modules finished

/opt/coe/synopsys/vcs/Q-2020.03-SP2-12/bin/vcs: line 977: 21154 Terminated              /usr/bin/time -f "{\"vcs1\":{\"timestamp_begin\":1713399392.874529831, \"rt\":%e, \"ut\":%U, \"st\":%S}}" -o /tmp/vcs_20240418001631_20514/.20514.20514.0.compview.txt --append /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl=' -pipe -fPIC -O -I/opt/coe/synopsys/vcs/Q-2020.03-SP2-12/include ' -Mxllcflags='' -Mxcflags=' -pipe -fPIC -I/opt/coe/synopsys/vcs/Q-2020.03-SP2-12/include' -Mldflags=" -rdynamic " -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/linux64/lib/libvirsim.so /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/linux64/lib/liberrorinf.so /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/linux64/lib/libsnpsmalloc.so /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/linux64/lib/libvfs.so " -Mexternalobj="" -Msaverestoreobj=/opt/coe/synopsys/vcs/Q-2020.03-SP2-12/linux64/lib/vcs_save_restore_new.o -Mcrt0="" -Mcrtn="" -Mcsrc="" -Msyslibs="-ldl " -full64 -top 'top' -top 'wave' +define+ASSERTIONS +define+ZEBU -Xzcuiwork=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work -kdb -lca -debug_access -o /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/vcs_splitter/simv -Mdir=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/vcs_splitter/csrc -Mdirectory=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/vcs_splitter/csrc -Xcbug=0x1 -xzebu -Xcbug=0x1 -xzebu_flow=zebu_scm -picarchive +vcsd +itf+/opt/coe/synopsys/vcs/Q-2020.03-SP2-12/linux64/lib/vcsdp.tab +cli+1 -debug=1 +memcbk -sverilog +vpi -gen_obj -f ../source/sources.f
