// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/28/2019 15:16:17"

// 
// Device: Altera 5CSEBA6U23I7DK Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module hdmi_init (
	clk_ref,
	select,
	current_value,
	state,
	ready_out,
	initialized_out,
	i2c_sda,
	i2c_scl);
input 	clk_ref;
input 	select;
output 	[7:0] current_value;
output 	[4:0] state;
output 	ready_out;
output 	initialized_out;
inout 	i2c_sda;
output 	i2c_scl;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \i2c_sda~input_o ;
wire \clk_ref~input_o ;
wire \i2c|clk_divider|Add0~5_sumout ;
wire \reset_toggle~0_combout ;
wire \reset_toggle~q ;
wire \select~input_o ;
wire \sr_latch_n|comb~0_combout ;
wire \sr_latch_n|always0~0_combout ;
wire \sr_latch_n|output_Q~combout ;
wire \i2c|clk_divider|Add0~2 ;
wire \i2c|clk_divider|Add0~33_sumout ;
wire \i2c|clk_divider|Add0~34 ;
wire \i2c|clk_divider|Add0~29_sumout ;
wire \i2c|clk_divider|Equal0~0_combout ;
wire \i2c|clk_divider|count[5]~0_combout ;
wire \i2c|clk_divider|Add0~6 ;
wire \i2c|clk_divider|Add0~9_sumout ;
wire \i2c|clk_divider|Add0~10 ;
wire \i2c|clk_divider|Add0~13_sumout ;
wire \i2c|clk_divider|Add0~14 ;
wire \i2c|clk_divider|Add0~25_sumout ;
wire \i2c|clk_divider|Add0~26 ;
wire \i2c|clk_divider|Add0~21_sumout ;
wire \i2c|clk_divider|Add0~22 ;
wire \i2c|clk_divider|Add0~17_sumout ;
wire \i2c|clk_divider|Add0~18 ;
wire \i2c|clk_divider|Add0~1_sumout ;
wire \i2c|clk_divider|i2c_clk~0_combout ;
wire \i2c|clk_divider|i2c_clk~q ;
wire \Selector2~0_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Selector27~0_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Selector28~0_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Selector29~0_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Selector30~0_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Selector31~0_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Selector32~0_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Selector33~0_combout ;
wire \Selector5~0_combout ;
wire \comb~0_combout ;
wire \next_state.STATE_START_488~combout ;
wire \current_state.STATE_START~0_combout ;
wire \current_state.STATE_START~q ;
wire \three_count[1]~0_combout ;
wire \Selector1~0_combout ;
wire \Selector9~0_combout ;
wire \Selector5~1_combout ;
wire \next_state.STATE_WRITE_463~combout ;
wire \current_state.STATE_WRITE~q ;
wire \i2c|master|Add0~2 ;
wire \i2c|master|Add0~5_sumout ;
wire \start~0_combout ;
wire \start~combout ;
wire \i2c|master|state~23_combout ;
wire \i2c|master|state.STATE_START~q ;
wire \i2c|master|Selector2~0_combout ;
wire \i2c|master|state.STATE_ADDR~q ;
wire \i2c|master|state~26_combout ;
wire \i2c|master|state.STATE_WACK~q ;
wire \i2c|master|Selector5~0_combout ;
wire \i2c|master|state.STATE_REG_ADDR~q ;
wire \i2c|master|state~27_combout ;
wire \i2c|master|state.STATE_WACK2~q ;
wire \i2c|master|WideOr5~0_combout ;
wire \i2c|master|count[2]~0_combout ;
wire \i2c|master|Selector18~3_combout ;
wire \i2c|master|Selector18~1_combout ;
wire \i2c|master|count[2]~1_combout ;
wire \i2c|master|Add0~6 ;
wire \i2c|master|Add0~9_sumout ;
wire \i2c|master|Add0~10 ;
wire \i2c|master|Add0~13_sumout ;
wire \~GND~combout ;
wire \i2c|master|Add0~14 ;
wire \i2c|master|Add0~17_sumout ;
wire \i2c|master|Add0~18 ;
wire \i2c|master|Add0~21_sumout ;
wire \i2c|master|Add0~22 ;
wire \i2c|master|Add0~25_sumout ;
wire \i2c|master|Add0~26 ;
wire \i2c|master|Add0~29_sumout ;
wire \i2c|master|Equal0~1_combout ;
wire \i2c|master|Add0~1_sumout ;
wire \i2c|master|Selector18~0_combout ;
wire \i2c|master|Selector18~2_combout ;
wire \i2c|master|Equal0~0_combout ;
wire \i2c|master|Selector8~0_combout ;
wire \i2c|master|state.STATE_DATA~q ;
wire \i2c|master|state~25_combout ;
wire \i2c|master|state.STATE_WACK3~q ;
wire \i2c|master|state~24_combout ;
wire \i2c|master|state.STATE_PRE_STOP~q ;
wire \i2c|master|state~22_combout ;
wire \i2c|master|state.STATE_STOP~q ;
wire \i2c|master|state~21_combout ;
wire \i2c|master|state.STATE_IDLE~q ;
wire \Selector7~0_combout ;
wire \next_state.STATE_STOP_455~combout ;
wire \current_state.STATE_STOP~q ;
wire \initialized~0_combout ;
wire \initialized~combout ;
wire \Selector13~0_combout ;
wire \next_state.STATE_IDLE_479~combout ;
wire \current_state.STATE_IDLE~q ;
wire \Selector11~0_combout ;
wire \next_state.STATE_READ_471~combout ;
wire \current_state.STATE_READ~q ;
wire \Add0~1_sumout ;
wire \Selector26~0_combout ;
wire \Selector21~0_combout ;
wire \current_reg_id[0]~0_combout ;
wire \Selector23~0_combout ;
wire \Selector22~0_combout ;
wire \Selector17~0_combout ;
wire \Selector19~0_combout ;
wire \Selector18~0_combout ;
wire \Selector15~0_combout ;
wire \i2c|master|Mux1~4_combout ;
wire \Selector20~0_combout ;
wire \i2c|master|Mux1~0_combout ;
wire \current_dev_id[0]~0_combout ;
wire \i2c|master|Mux0~4_combout ;
wire \i2c|master|Mux0~0_combout ;
wire \current_data[0]~0_combout ;
wire \i2c|master|Mux2~4_combout ;
wire \i2c|master|Mux2~0_combout ;
wire \i2c|master|Selector19~0_combout ;
wire \i2c|master|Selector19~1_combout ;
wire \i2c|master|i2c_sda_val~q ;
wire \i2c|master|i2c_sda_val~1_combout ;
wire \i2c|master|i2c_sda_val~en_q ;
wire \state~3_combout ;
wire \state~4_combout ;
wire \i2c|master|ready~1_combout ;
wire \i2c|master|always0~0_combout ;
wire \i2c|master|i2c_scl_enable~q ;
wire \i2c|master|i2c_scl~0_combout ;
wire [7:0] current_data;
wire [7:0] \i2c|master|count ;
wire [7:0] current_reg_id;
wire [7:0] \i2c|master|saved_reg_id ;
wire [8:0] \i2c|clk_divider|count ;
wire [7:0] \i2c|master|saved_dev_id ;
wire [7:0] \i2c|master|saved_data ;
wire [1:0] three_count;
wire [7:0] count;
wire [7:0] \rom|altsyncram_component|auto_generated|q_a ;
wire [7:0] current_dev_id;

wire [0:0] \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \rom|altsyncram_component|auto_generated|q_a [0] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom|altsyncram_component|auto_generated|q_a [1] = \rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom|altsyncram_component|auto_generated|q_a [2] = \rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom|altsyncram_component|auto_generated|q_a [3] = \rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom|altsyncram_component|auto_generated|q_a [4] = \rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom|altsyncram_component|auto_generated|q_a [5] = \rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom|altsyncram_component|auto_generated|q_a [6] = \rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom|altsyncram_component|auto_generated|q_a [7] = \rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

cyclonev_io_obuf \current_value[0]~output (
	.i(\rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[0]),
	.obar());
// synopsys translate_off
defparam \current_value[0]~output .bus_hold = "false";
defparam \current_value[0]~output .open_drain_output = "false";
defparam \current_value[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \current_value[1]~output (
	.i(\rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[1]),
	.obar());
// synopsys translate_off
defparam \current_value[1]~output .bus_hold = "false";
defparam \current_value[1]~output .open_drain_output = "false";
defparam \current_value[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \current_value[2]~output (
	.i(\rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[2]),
	.obar());
// synopsys translate_off
defparam \current_value[2]~output .bus_hold = "false";
defparam \current_value[2]~output .open_drain_output = "false";
defparam \current_value[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \current_value[3]~output (
	.i(\rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[3]),
	.obar());
// synopsys translate_off
defparam \current_value[3]~output .bus_hold = "false";
defparam \current_value[3]~output .open_drain_output = "false";
defparam \current_value[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \current_value[4]~output (
	.i(\rom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[4]),
	.obar());
// synopsys translate_off
defparam \current_value[4]~output .bus_hold = "false";
defparam \current_value[4]~output .open_drain_output = "false";
defparam \current_value[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \current_value[5]~output (
	.i(\rom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[5]),
	.obar());
// synopsys translate_off
defparam \current_value[5]~output .bus_hold = "false";
defparam \current_value[5]~output .open_drain_output = "false";
defparam \current_value[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \current_value[6]~output (
	.i(\rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[6]),
	.obar());
// synopsys translate_off
defparam \current_value[6]~output .bus_hold = "false";
defparam \current_value[6]~output .open_drain_output = "false";
defparam \current_value[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \current_value[7]~output (
	.i(\rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[7]),
	.obar());
// synopsys translate_off
defparam \current_value[7]~output .bus_hold = "false";
defparam \current_value[7]~output .open_drain_output = "false";
defparam \current_value[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[0]~output (
	.i(\state~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[0]),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
defparam \state[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[1]~output (
	.i(\state~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[1]),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
defparam \state[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[2]~output (
	.i(\current_state.STATE_STOP~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[2]),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
defparam \state[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[3]),
	.obar());
// synopsys translate_off
defparam \state[3]~output .bus_hold = "false";
defparam \state[3]~output .open_drain_output = "false";
defparam \state[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[4]),
	.obar());
// synopsys translate_off
defparam \state[4]~output .bus_hold = "false";
defparam \state[4]~output .open_drain_output = "false";
defparam \state[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ready_out~output (
	.i(\i2c|master|ready~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ready_out),
	.obar());
// synopsys translate_off
defparam \ready_out~output .bus_hold = "false";
defparam \ready_out~output .open_drain_output = "false";
defparam \ready_out~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \initialized_out~output (
	.i(\initialized~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(initialized_out),
	.obar());
// synopsys translate_off
defparam \initialized_out~output .bus_hold = "false";
defparam \initialized_out~output .open_drain_output = "false";
defparam \initialized_out~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \i2c_scl~output (
	.i(\i2c|master|i2c_scl~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "false";
defparam \i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \i2c_sda~output (
	.i(\i2c|master|i2c_sda_val~q ),
	.oe(!\i2c|master|i2c_sda_val~en_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "false";
defparam \i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk_ref~input (
	.i(clk_ref),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_ref~input_o ));
// synopsys translate_off
defparam \clk_ref~input .bus_hold = "false";
defparam \clk_ref~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Add0~5 (
// Equation(s):
// \i2c|clk_divider|Add0~5_sumout  = SUM(( \i2c|clk_divider|count [0] ) + ( VCC ) + ( !VCC ))
// \i2c|clk_divider|Add0~6  = CARRY(( \i2c|clk_divider|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~5_sumout ),
	.cout(\i2c|clk_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~5 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \i2c|clk_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reset_toggle~0 (
// Equation(s):
// \reset_toggle~0_combout  = !\reset_toggle~q 

	.dataa(!\reset_toggle~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset_toggle~0 .extended_lut = "off";
defparam \reset_toggle~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reset_toggle~0 .shared_arith = "off";
// synopsys translate_on

dffeas reset_toggle(
	.clk(\clk_ref~input_o ),
	.d(\reset_toggle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_toggle.is_wysiwyg = "true";
defparam reset_toggle.power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sr_latch_n|comb~0 (
// Equation(s):
// \sr_latch_n|comb~0_combout  = (\select~input_o ) # (\reset_toggle~q )

	.dataa(!\reset_toggle~q ),
	.datab(!\select~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|comb~0 .extended_lut = "off";
defparam \sr_latch_n|comb~0 .lut_mask = 64'h7777777777777777;
defparam \sr_latch_n|comb~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sr_latch_n|always0~0 (
// Equation(s):
// \sr_latch_n|always0~0_combout  = (\reset_toggle~q  & \select~input_o )

	.dataa(!\reset_toggle~q ),
	.datab(!\select~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|always0~0 .extended_lut = "off";
defparam \sr_latch_n|always0~0 .lut_mask = 64'h1111111111111111;
defparam \sr_latch_n|always0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sr_latch_n|output_Q (
// Equation(s):
// \sr_latch_n|output_Q~combout  = ( \sr_latch_n|comb~0_combout  & ( !\sr_latch_n|always0~0_combout  & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\sr_latch_n|comb~0_combout  & ( !\sr_latch_n|always0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(!\sr_latch_n|comb~0_combout ),
	.dataf(!\sr_latch_n|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|output_Q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|output_Q .extended_lut = "off";
defparam \sr_latch_n|output_Q .lut_mask = 64'hFFFF00FF00000000;
defparam \sr_latch_n|output_Q .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Add0~1 (
// Equation(s):
// \i2c|clk_divider|Add0~1_sumout  = SUM(( \i2c|clk_divider|count [6] ) + ( GND ) + ( \i2c|clk_divider|Add0~18  ))
// \i2c|clk_divider|Add0~2  = CARRY(( \i2c|clk_divider|count [6] ) + ( GND ) + ( \i2c|clk_divider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~1_sumout ),
	.cout(\i2c|clk_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~1 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Add0~33 (
// Equation(s):
// \i2c|clk_divider|Add0~33_sumout  = SUM(( \i2c|clk_divider|count [7] ) + ( GND ) + ( \i2c|clk_divider|Add0~2  ))
// \i2c|clk_divider|Add0~34  = CARRY(( \i2c|clk_divider|count [7] ) + ( GND ) + ( \i2c|clk_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~33_sumout ),
	.cout(\i2c|clk_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~33 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|clk_divider|count[7] (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[7] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Add0~29 (
// Equation(s):
// \i2c|clk_divider|Add0~29_sumout  = SUM(( \i2c|clk_divider|count [8] ) + ( GND ) + ( \i2c|clk_divider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~29 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|clk_divider|count[8] (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[8] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Equal0~0 (
// Equation(s):
// \i2c|clk_divider|Equal0~0_combout  = ( \i2c|clk_divider|count [7] & ( (\i2c|clk_divider|count [5] & (\i2c|clk_divider|count [4] & (\i2c|clk_divider|count [3] & !\i2c|clk_divider|count [8]))) ) )

	.dataa(!\i2c|clk_divider|count [5]),
	.datab(!\i2c|clk_divider|count [4]),
	.datac(!\i2c|clk_divider|count [3]),
	.datad(!\i2c|clk_divider|count [8]),
	.datae(!\i2c|clk_divider|count [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Equal0~0 .extended_lut = "off";
defparam \i2c|clk_divider|Equal0~0 .lut_mask = 64'h0000010000000100;
defparam \i2c|clk_divider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|count[5]~0 (
// Equation(s):
// \i2c|clk_divider|count[5]~0_combout  = ( \i2c|clk_divider|count [2] & ( \i2c|clk_divider|Equal0~0_combout  & ( !\sr_latch_n|output_Q~combout  ) ) ) # ( !\i2c|clk_divider|count [2] & ( \i2c|clk_divider|Equal0~0_combout  & ( (!\sr_latch_n|output_Q~combout ) 
// # ((\i2c|clk_divider|count [6] & (\i2c|clk_divider|count [0] & !\i2c|clk_divider|count [1]))) ) ) ) # ( \i2c|clk_divider|count [2] & ( !\i2c|clk_divider|Equal0~0_combout  & ( !\sr_latch_n|output_Q~combout  ) ) ) # ( !\i2c|clk_divider|count [2] & ( 
// !\i2c|clk_divider|Equal0~0_combout  & ( !\sr_latch_n|output_Q~combout  ) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|clk_divider|count [6]),
	.datac(!\i2c|clk_divider|count [0]),
	.datad(!\i2c|clk_divider|count [1]),
	.datae(!\i2c|clk_divider|count [2]),
	.dataf(!\i2c|clk_divider|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|count[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|count[5]~0 .extended_lut = "off";
defparam \i2c|clk_divider|count[5]~0 .lut_mask = 64'hAAAAAAAAABAAAAAA;
defparam \i2c|clk_divider|count[5]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|clk_divider|count[0] (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[0] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Add0~9 (
// Equation(s):
// \i2c|clk_divider|Add0~9_sumout  = SUM(( \i2c|clk_divider|count [1] ) + ( GND ) + ( \i2c|clk_divider|Add0~6  ))
// \i2c|clk_divider|Add0~10  = CARRY(( \i2c|clk_divider|count [1] ) + ( GND ) + ( \i2c|clk_divider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~9_sumout ),
	.cout(\i2c|clk_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~9 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|clk_divider|count[1] (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[1] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Add0~13 (
// Equation(s):
// \i2c|clk_divider|Add0~13_sumout  = SUM(( \i2c|clk_divider|count [2] ) + ( GND ) + ( \i2c|clk_divider|Add0~10  ))
// \i2c|clk_divider|Add0~14  = CARRY(( \i2c|clk_divider|count [2] ) + ( GND ) + ( \i2c|clk_divider|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~13_sumout ),
	.cout(\i2c|clk_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~13 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|clk_divider|count[2] (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[2] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Add0~25 (
// Equation(s):
// \i2c|clk_divider|Add0~25_sumout  = SUM(( \i2c|clk_divider|count [3] ) + ( GND ) + ( \i2c|clk_divider|Add0~14  ))
// \i2c|clk_divider|Add0~26  = CARRY(( \i2c|clk_divider|count [3] ) + ( GND ) + ( \i2c|clk_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~25_sumout ),
	.cout(\i2c|clk_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~25 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|clk_divider|count[3] (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[3] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Add0~21 (
// Equation(s):
// \i2c|clk_divider|Add0~21_sumout  = SUM(( \i2c|clk_divider|count [4] ) + ( GND ) + ( \i2c|clk_divider|Add0~26  ))
// \i2c|clk_divider|Add0~22  = CARRY(( \i2c|clk_divider|count [4] ) + ( GND ) + ( \i2c|clk_divider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~21_sumout ),
	.cout(\i2c|clk_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~21 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|clk_divider|count[4] (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[4] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|Add0~17 (
// Equation(s):
// \i2c|clk_divider|Add0~17_sumout  = SUM(( \i2c|clk_divider|count [5] ) + ( GND ) + ( \i2c|clk_divider|Add0~22  ))
// \i2c|clk_divider|Add0~18  = CARRY(( \i2c|clk_divider|count [5] ) + ( GND ) + ( \i2c|clk_divider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~17_sumout ),
	.cout(\i2c|clk_divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~17 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|clk_divider|count[5] (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[5] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[5] .power_up = "low";
// synopsys translate_on

dffeas \i2c|clk_divider|count[6] (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[6] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|clk_divider|i2c_clk~0 (
// Equation(s):
// \i2c|clk_divider|i2c_clk~0_combout  = ( \i2c|clk_divider|count [2] & ( \i2c|clk_divider|Equal0~0_combout  & ( \i2c|clk_divider|i2c_clk~q  ) ) ) # ( !\i2c|clk_divider|count [2] & ( \i2c|clk_divider|Equal0~0_combout  & ( !\i2c|clk_divider|i2c_clk~q  $ 
// (((!\i2c|clk_divider|count [6]) # ((!\i2c|clk_divider|count [0]) # (\i2c|clk_divider|count [1])))) ) ) ) # ( \i2c|clk_divider|count [2] & ( !\i2c|clk_divider|Equal0~0_combout  & ( \i2c|clk_divider|i2c_clk~q  ) ) ) # ( !\i2c|clk_divider|count [2] & ( 
// !\i2c|clk_divider|Equal0~0_combout  & ( \i2c|clk_divider|i2c_clk~q  ) ) )

	.dataa(!\i2c|clk_divider|i2c_clk~q ),
	.datab(!\i2c|clk_divider|count [6]),
	.datac(!\i2c|clk_divider|count [0]),
	.datad(!\i2c|clk_divider|count [1]),
	.datae(!\i2c|clk_divider|count [2]),
	.dataf(!\i2c|clk_divider|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk~0 .extended_lut = "off";
defparam \i2c|clk_divider|i2c_clk~0 .lut_mask = 64'h5555555556555555;
defparam \i2c|clk_divider|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|clk_divider|i2c_clk (
	.clk(\clk_ref~input_o ),
	.d(\i2c|clk_divider|i2c_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk .is_wysiwyg = "true";
defparam \i2c|clk_divider|i2c_clk .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\current_state.STATE_READ~q  & (!three_count[1] & !three_count[0]))

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!three_count[1]),
	.datac(!three_count[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h4040404040404040;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( count[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( count[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( count[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( count[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\current_state.STATE_READ~q  & \Add0~5_sumout )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h1111111111111111;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \count[1] (
// Equation(s):
// count[1] = ( count[1] & ( \three_count[1]~0_combout  & ( \Selector27~0_combout  ) ) ) # ( !count[1] & ( \three_count[1]~0_combout  & ( \Selector27~0_combout  ) ) ) # ( count[1] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector27~0_combout ),
	.datae(!count[1]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[1] .extended_lut = "off";
defparam \count[1] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \count[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( count[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( count[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\current_state.STATE_READ~q  & \Add0~9_sumout )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h1111111111111111;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \count[2] (
// Equation(s):
// count[2] = ( count[2] & ( \three_count[1]~0_combout  & ( \Selector28~0_combout  ) ) ) # ( !count[2] & ( \three_count[1]~0_combout  & ( \Selector28~0_combout  ) ) ) # ( count[2] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector28~0_combout ),
	.datae(!count[2]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[2] .extended_lut = "off";
defparam \count[2] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \count[2] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( count[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( count[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\current_state.STATE_READ~q  & \Add0~13_sumout )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h1111111111111111;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \count[3] (
// Equation(s):
// count[3] = ( count[3] & ( \three_count[1]~0_combout  & ( \Selector29~0_combout  ) ) ) # ( !count[3] & ( \three_count[1]~0_combout  & ( \Selector29~0_combout  ) ) ) # ( count[3] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector29~0_combout ),
	.datae(!count[3]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[3] .extended_lut = "off";
defparam \count[3] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \count[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( count[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( count[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\current_state.STATE_READ~q  & \Add0~17_sumout )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h1111111111111111;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \count[4] (
// Equation(s):
// count[4] = ( count[4] & ( \three_count[1]~0_combout  & ( \Selector30~0_combout  ) ) ) # ( !count[4] & ( \three_count[1]~0_combout  & ( \Selector30~0_combout  ) ) ) # ( count[4] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector30~0_combout ),
	.datae(!count[4]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[4] .extended_lut = "off";
defparam \count[4] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \count[4] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( count[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( count[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\current_state.STATE_READ~q  & \Add0~21_sumout )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h1111111111111111;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \count[5] (
// Equation(s):
// count[5] = ( count[5] & ( \three_count[1]~0_combout  & ( \Selector31~0_combout  ) ) ) # ( !count[5] & ( \three_count[1]~0_combout  & ( \Selector31~0_combout  ) ) ) # ( count[5] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector31~0_combout ),
	.datae(!count[5]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[5] .extended_lut = "off";
defparam \count[5] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \count[5] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( count[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( count[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\current_state.STATE_READ~q  & \Add0~25_sumout )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h1111111111111111;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \count[6] (
// Equation(s):
// count[6] = ( count[6] & ( \three_count[1]~0_combout  & ( \Selector32~0_combout  ) ) ) # ( !count[6] & ( \three_count[1]~0_combout  & ( \Selector32~0_combout  ) ) ) # ( count[6] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector32~0_combout ),
	.datae(!count[6]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[6] .extended_lut = "off";
defparam \count[6] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \count[6] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( count[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\current_state.STATE_READ~q  & \Add0~29_sumout )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h1111111111111111;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \count[7] (
// Equation(s):
// count[7] = ( count[7] & ( \three_count[1]~0_combout  & ( \Selector33~0_combout  ) ) ) # ( !count[7] & ( \three_count[1]~0_combout  & ( \Selector33~0_combout  ) ) ) # ( count[7] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector33~0_combout ),
	.datae(!count[7]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[7] .extended_lut = "off";
defparam \count[7] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \count[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( count[6] & ( (((count[2] & count[3])) # (count[5])) # (count[4]) ) )

	.dataa(!count[2]),
	.datab(!count[3]),
	.datac(!count[4]),
	.datad(!count[5]),
	.datae(!count[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h00001FFF00001FFF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\sr_latch_n|output_Q~combout  & ((!\current_state.STATE_STOP~q ) # ((!count[7] & !\Selector5~0_combout ))))

	.dataa(!\current_state.STATE_STOP~q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!count[7]),
	.datad(!\Selector5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h3222322232223222;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \next_state.STATE_START_488 (
// Equation(s):
// \next_state.STATE_START_488~combout  = ( \sr_latch_n|output_Q~combout  & ( !\comb~0_combout  & ( \next_state.STATE_START_488~combout  ) ) ) # ( !\sr_latch_n|output_Q~combout  & ( !\comb~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\next_state.STATE_START_488~combout ),
	.datae(!\sr_latch_n|output_Q~combout ),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.STATE_START_488~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.STATE_START_488 .extended_lut = "off";
defparam \next_state.STATE_START_488 .lut_mask = 64'hFFFF00FF00000000;
defparam \next_state.STATE_START_488 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_state.STATE_START~0 (
// Equation(s):
// \current_state.STATE_START~0_combout  = !\next_state.STATE_START_488~combout 

	.dataa(!\next_state.STATE_START_488~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current_state.STATE_START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_state.STATE_START~0 .extended_lut = "off";
defparam \current_state.STATE_START~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \current_state.STATE_START~0 .shared_arith = "off";
// synopsys translate_on

dffeas \current_state.STATE_START (
	.clk(\clk_ref~input_o ),
	.d(\current_state.STATE_START~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_START .is_wysiwyg = "true";
defparam \current_state.STATE_START .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \three_count[1]~0 (
// Equation(s):
// \three_count[1]~0_combout  = ( three_count[0] & ( (\sr_latch_n|output_Q~combout  & ((!\current_state.STATE_START~q ) # ((\current_state.STATE_READ~q  & !three_count[1])))) ) ) # ( !three_count[0] & ( (\sr_latch_n|output_Q~combout  & 
// ((!\current_state.STATE_START~q ) # (\current_state.STATE_READ~q ))) ) )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\current_state.STATE_START~q ),
	.datad(!three_count[1]),
	.datae(!three_count[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\three_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \three_count[1]~0 .extended_lut = "off";
defparam \three_count[1]~0 .lut_mask = 64'h3131313031313130;
defparam \three_count[1]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \three_count[0] (
// Equation(s):
// three_count[0] = ( three_count[0] & ( \three_count[1]~0_combout  & ( \Selector2~0_combout  ) ) ) # ( !three_count[0] & ( \three_count[1]~0_combout  & ( \Selector2~0_combout  ) ) ) # ( three_count[0] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector2~0_combout ),
	.datae(!three_count[0]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(three_count[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \three_count[0] .extended_lut = "off";
defparam \three_count[0] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \three_count[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\current_state.STATE_READ~q  & three_count[0])

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!three_count[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h1111111111111111;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \three_count[1] (
// Equation(s):
// three_count[1] = ( three_count[1] & ( \three_count[1]~0_combout  & ( \Selector1~0_combout  ) ) ) # ( !three_count[1] & ( \three_count[1]~0_combout  & ( \Selector1~0_combout  ) ) ) # ( three_count[1] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector1~0_combout ),
	.datae(!three_count[1]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(three_count[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \three_count[1] .extended_lut = "off";
defparam \three_count[1] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \three_count[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\current_state.STATE_READ~q  & (three_count[1] & !three_count[0]))

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!three_count[1]),
	.datac(!three_count[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h1010101010101010;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\current_state.STATE_STOP~q  & ((\Selector5~0_combout ) # (count[7])))

	.dataa(!\current_state.STATE_STOP~q ),
	.datab(!count[7]),
	.datac(!\Selector5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h1515151515151515;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \next_state.STATE_WRITE_463 (
// Equation(s):
// \next_state.STATE_WRITE_463~combout  = ( \Selector5~1_combout  & ( \sr_latch_n|output_Q~combout  & ( \next_state.STATE_WRITE_463~combout  ) ) ) # ( !\Selector5~1_combout  & ( \sr_latch_n|output_Q~combout  & ( \Selector9~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector9~0_combout ),
	.datad(!\next_state.STATE_WRITE_463~combout ),
	.datae(!\Selector5~1_combout ),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.STATE_WRITE_463~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.STATE_WRITE_463 .extended_lut = "off";
defparam \next_state.STATE_WRITE_463 .lut_mask = 64'h000000000F0F00FF;
defparam \next_state.STATE_WRITE_463 .shared_arith = "off";
// synopsys translate_on

dffeas \current_state.STATE_WRITE (
	.clk(\clk_ref~input_o ),
	.d(\next_state.STATE_WRITE_463~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_WRITE .is_wysiwyg = "true";
defparam \current_state.STATE_WRITE .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Add0~1 (
// Equation(s):
// \i2c|master|Add0~1_sumout  = SUM(( \i2c|master|count [0] ) + ( VCC ) + ( !VCC ))
// \i2c|master|Add0~2  = CARRY(( \i2c|master|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~1_sumout ),
	.cout(\i2c|master|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~1 .extended_lut = "off";
defparam \i2c|master|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Add0~5 (
// Equation(s):
// \i2c|master|Add0~5_sumout  = SUM(( \i2c|master|count [1] ) + ( VCC ) + ( \i2c|master|Add0~2  ))
// \i2c|master|Add0~6  = CARRY(( \i2c|master|count [1] ) + ( VCC ) + ( \i2c|master|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~5_sumout ),
	.cout(\i2c|master|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~5 .extended_lut = "off";
defparam \i2c|master|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \start~0 (
// Equation(s):
// \start~0_combout  = ( \Selector5~0_combout  & ( (\sr_latch_n|output_Q~combout  & ((\current_state.STATE_STOP~q ) # (\current_state.STATE_WRITE~q ))) ) ) # ( !\Selector5~0_combout  & ( (\sr_latch_n|output_Q~combout  & (((\current_state.STATE_STOP~q  & 
// count[7])) # (\current_state.STATE_WRITE~q ))) ) )

	.dataa(!\current_state.STATE_WRITE~q ),
	.datab(!\current_state.STATE_STOP~q ),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!count[7]),
	.datae(!\Selector5~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \start~0 .extended_lut = "off";
defparam \start~0 .lut_mask = 64'h0507070705070707;
defparam \start~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb start(
// Equation(s):
// \start~combout  = ( \start~combout  & ( \start~0_combout  & ( !\current_state.STATE_STOP~q  ) ) ) # ( !\start~combout  & ( \start~0_combout  & ( !\current_state.STATE_STOP~q  ) ) ) # ( \start~combout  & ( !\start~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\current_state.STATE_STOP~q ),
	.datae(!\start~combout ),
	.dataf(!\start~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\start~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam start.extended_lut = "off";
defparam start.lut_mask = 64'h0000FFFFFF00FF00;
defparam start.shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|state~23 (
// Equation(s):
// \i2c|master|state~23_combout  = (\sr_latch_n|output_Q~combout  & (!\i2c|master|state.STATE_IDLE~q  & \start~combout ))

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state.STATE_IDLE~q ),
	.datac(!\start~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~23 .extended_lut = "off";
defparam \i2c|master|state~23 .lut_mask = 64'h0404040404040404;
defparam \i2c|master|state~23 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_START (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_START .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_START .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Selector2~0 (
// Equation(s):
// \i2c|master|Selector2~0_combout  = ((\i2c|master|state.STATE_ADDR~q  & ((!\i2c|master|Equal0~0_combout ) # (!\i2c|master|Equal0~1_combout )))) # (\i2c|master|state.STATE_START~q )

	.dataa(!\i2c|master|state.STATE_START~q ),
	.datab(!\i2c|master|Equal0~0_combout ),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\i2c|master|state.STATE_ADDR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector2~0 .extended_lut = "off";
defparam \i2c|master|Selector2~0 .lut_mask = 64'h55FD55FD55FD55FD;
defparam \i2c|master|Selector2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_ADDR (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_ADDR .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_ADDR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|state~26 (
// Equation(s):
// \i2c|master|state~26_combout  = (\sr_latch_n|output_Q~combout  & (\i2c|master|Equal0~0_combout  & (\i2c|master|Equal0~1_combout  & \i2c|master|state.STATE_ADDR~q )))

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|Equal0~0_combout ),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\i2c|master|state.STATE_ADDR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~26 .extended_lut = "off";
defparam \i2c|master|state~26 .lut_mask = 64'h0001000100010001;
defparam \i2c|master|state~26 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_WACK (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Selector5~0 (
// Equation(s):
// \i2c|master|Selector5~0_combout  = ((\i2c|master|state.STATE_REG_ADDR~q  & ((!\i2c|master|Equal0~0_combout ) # (!\i2c|master|Equal0~1_combout )))) # (\i2c|master|state.STATE_WACK~q )

	.dataa(!\i2c|master|Equal0~0_combout ),
	.datab(!\i2c|master|Equal0~1_combout ),
	.datac(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datad(!\i2c|master|state.STATE_WACK~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector5~0 .extended_lut = "off";
defparam \i2c|master|Selector5~0 .lut_mask = 64'h0EFF0EFF0EFF0EFF;
defparam \i2c|master|Selector5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_REG_ADDR (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_REG_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_REG_ADDR .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_REG_ADDR .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|state~27 (
// Equation(s):
// \i2c|master|state~27_combout  = (\sr_latch_n|output_Q~combout  & (\i2c|master|Equal0~0_combout  & (\i2c|master|Equal0~1_combout  & \i2c|master|state.STATE_REG_ADDR~q )))

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|Equal0~0_combout ),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~27 .extended_lut = "off";
defparam \i2c|master|state~27 .lut_mask = 64'h0001000100010001;
defparam \i2c|master|state~27 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_WACK2 (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK2 .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|WideOr5~0 (
// Equation(s):
// \i2c|master|WideOr5~0_combout  = (!\i2c|master|state.STATE_WACK~q  & !\i2c|master|state.STATE_WACK2~q )

	.dataa(!\i2c|master|state.STATE_WACK~q ),
	.datab(!\i2c|master|state.STATE_WACK2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr5~0 .extended_lut = "off";
defparam \i2c|master|WideOr5~0 .lut_mask = 64'h8888888888888888;
defparam \i2c|master|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|count[2]~0 (
// Equation(s):
// \i2c|master|count[2]~0_combout  = (!\sr_latch_n|output_Q~combout ) # ((!\i2c|master|WideOr5~0_combout ) # (\i2c|master|state.STATE_START~q ))

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state.STATE_START~q ),
	.datac(!\i2c|master|WideOr5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[2]~0 .extended_lut = "off";
defparam \i2c|master|count[2]~0 .lut_mask = 64'hFBFBFBFBFBFBFBFB;
defparam \i2c|master|count[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Selector18~3 (
// Equation(s):
// \i2c|master|Selector18~3_combout  = (\i2c|master|state.STATE_IDLE~q  & (!\i2c|master|state.STATE_STOP~q  & (!\i2c|master|state.STATE_PRE_STOP~q  & !\i2c|master|state.STATE_WACK3~q )))

	.dataa(!\i2c|master|state.STATE_IDLE~q ),
	.datab(!\i2c|master|state.STATE_STOP~q ),
	.datac(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datad(!\i2c|master|state.STATE_WACK3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~3 .extended_lut = "off";
defparam \i2c|master|Selector18~3 .lut_mask = 64'h4000400040004000;
defparam \i2c|master|Selector18~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Selector18~1 (
// Equation(s):
// \i2c|master|Selector18~1_combout  = (!\i2c|master|state.STATE_DATA~q  & (!\i2c|master|state.STATE_REG_ADDR~q  & !\i2c|master|state.STATE_ADDR~q ))

	.dataa(!\i2c|master|state.STATE_DATA~q ),
	.datab(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datac(!\i2c|master|state.STATE_ADDR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~1 .extended_lut = "off";
defparam \i2c|master|Selector18~1 .lut_mask = 64'h8080808080808080;
defparam \i2c|master|Selector18~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|count[2]~1 (
// Equation(s):
// \i2c|master|count[2]~1_combout  = ( \i2c|master|Selector18~1_combout  & ( (!\sr_latch_n|output_Q~combout ) # (\i2c|master|Selector18~3_combout ) ) ) # ( !\i2c|master|Selector18~1_combout  & ( (!\sr_latch_n|output_Q~combout ) # 
// ((\i2c|master|Selector18~3_combout  & ((!\i2c|master|Equal0~0_combout ) # (!\i2c|master|Equal0~1_combout )))) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|Equal0~0_combout ),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\i2c|master|Selector18~3_combout ),
	.datae(!\i2c|master|Selector18~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[2]~1 .extended_lut = "off";
defparam \i2c|master|count[2]~1 .lut_mask = 64'hAAFEAAFFAAFEAAFF;
defparam \i2c|master|count[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|count[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[2]~0_combout ),
	.ena(\i2c|master|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[1] .is_wysiwyg = "true";
defparam \i2c|master|count[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Add0~9 (
// Equation(s):
// \i2c|master|Add0~9_sumout  = SUM(( \i2c|master|count [2] ) + ( VCC ) + ( \i2c|master|Add0~6  ))
// \i2c|master|Add0~10  = CARRY(( \i2c|master|count [2] ) + ( VCC ) + ( \i2c|master|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~9_sumout ),
	.cout(\i2c|master|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~9 .extended_lut = "off";
defparam \i2c|master|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|count[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[2]~0_combout ),
	.ena(\i2c|master|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[2] .is_wysiwyg = "true";
defparam \i2c|master|count[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Add0~13 (
// Equation(s):
// \i2c|master|Add0~13_sumout  = SUM(( \i2c|master|count [3] ) + ( VCC ) + ( \i2c|master|Add0~10  ))
// \i2c|master|Add0~14  = CARRY(( \i2c|master|count [3] ) + ( VCC ) + ( \i2c|master|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~13_sumout ),
	.cout(\i2c|master|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~13 .extended_lut = "off";
defparam \i2c|master|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|count[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[2]~0_combout ),
	.ena(\i2c|master|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[3] .is_wysiwyg = "true";
defparam \i2c|master|count[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Add0~17 (
// Equation(s):
// \i2c|master|Add0~17_sumout  = SUM(( \i2c|master|count [4] ) + ( VCC ) + ( \i2c|master|Add0~14  ))
// \i2c|master|Add0~18  = CARRY(( \i2c|master|count [4] ) + ( VCC ) + ( \i2c|master|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~17_sumout ),
	.cout(\i2c|master|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~17 .extended_lut = "off";
defparam \i2c|master|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|count[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[2]~0_combout ),
	.ena(\i2c|master|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[4] .is_wysiwyg = "true";
defparam \i2c|master|count[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Add0~21 (
// Equation(s):
// \i2c|master|Add0~21_sumout  = SUM(( \i2c|master|count [5] ) + ( VCC ) + ( \i2c|master|Add0~18  ))
// \i2c|master|Add0~22  = CARRY(( \i2c|master|count [5] ) + ( VCC ) + ( \i2c|master|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~21_sumout ),
	.cout(\i2c|master|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~21 .extended_lut = "off";
defparam \i2c|master|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|count[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Add0~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[2]~0_combout ),
	.ena(\i2c|master|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[5] .is_wysiwyg = "true";
defparam \i2c|master|count[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Add0~25 (
// Equation(s):
// \i2c|master|Add0~25_sumout  = SUM(( \i2c|master|count [6] ) + ( VCC ) + ( \i2c|master|Add0~22  ))
// \i2c|master|Add0~26  = CARRY(( \i2c|master|count [6] ) + ( VCC ) + ( \i2c|master|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~25_sumout ),
	.cout(\i2c|master|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~25 .extended_lut = "off";
defparam \i2c|master|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|count[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[2]~0_combout ),
	.ena(\i2c|master|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[6] .is_wysiwyg = "true";
defparam \i2c|master|count[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Add0~29 (
// Equation(s):
// \i2c|master|Add0~29_sumout  = SUM(( \i2c|master|count [7] ) + ( VCC ) + ( \i2c|master|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~29 .extended_lut = "off";
defparam \i2c|master|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|count[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Add0~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[2]~0_combout ),
	.ena(\i2c|master|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[7] .is_wysiwyg = "true";
defparam \i2c|master|count[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Equal0~1 (
// Equation(s):
// \i2c|master|Equal0~1_combout  = (!\i2c|master|count [6] & !\i2c|master|count [7])

	.dataa(!\i2c|master|count [6]),
	.datab(!\i2c|master|count [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~1 .extended_lut = "off";
defparam \i2c|master|Equal0~1 .lut_mask = 64'h8888888888888888;
defparam \i2c|master|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Selector18~0 (
// Equation(s):
// \i2c|master|Selector18~0_combout  = ( \i2c|master|count [0] & ( (!\i2c|master|state.STATE_IDLE~q ) # (((\i2c|master|state.STATE_WACK3~q ) # (\i2c|master|state.STATE_PRE_STOP~q )) # (\i2c|master|state.STATE_STOP~q )) ) )

	.dataa(!\i2c|master|state.STATE_IDLE~q ),
	.datab(!\i2c|master|state.STATE_STOP~q ),
	.datac(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datad(!\i2c|master|state.STATE_WACK3~q ),
	.datae(!\i2c|master|count [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~0 .extended_lut = "off";
defparam \i2c|master|Selector18~0 .lut_mask = 64'h0000BFFF0000BFFF;
defparam \i2c|master|Selector18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Selector18~2 (
// Equation(s):
// \i2c|master|Selector18~2_combout  = ( \i2c|master|Selector18~0_combout  & ( \i2c|master|Selector18~1_combout  ) ) # ( !\i2c|master|Selector18~0_combout  & ( \i2c|master|Selector18~1_combout  & ( !\i2c|master|WideOr5~0_combout  ) ) ) # ( 
// \i2c|master|Selector18~0_combout  & ( !\i2c|master|Selector18~1_combout  ) ) # ( !\i2c|master|Selector18~0_combout  & ( !\i2c|master|Selector18~1_combout  & ( (!\i2c|master|WideOr5~0_combout ) # ((\i2c|master|Add0~1_sumout  & 
// ((!\i2c|master|Equal0~0_combout ) # (!\i2c|master|Equal0~1_combout )))) ) ) )

	.dataa(!\i2c|master|Equal0~0_combout ),
	.datab(!\i2c|master|Equal0~1_combout ),
	.datac(!\i2c|master|WideOr5~0_combout ),
	.datad(!\i2c|master|Add0~1_sumout ),
	.datae(!\i2c|master|Selector18~0_combout ),
	.dataf(!\i2c|master|Selector18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~2 .extended_lut = "off";
defparam \i2c|master|Selector18~2 .lut_mask = 64'hF0FEFFFFF0F0FFFF;
defparam \i2c|master|Selector18~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|count[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[0] .is_wysiwyg = "true";
defparam \i2c|master|count[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Equal0~0 (
// Equation(s):
// \i2c|master|Equal0~0_combout  = ( !\i2c|master|count [4] & ( !\i2c|master|count [5] & ( (!\i2c|master|count [0] & (!\i2c|master|count [1] & (!\i2c|master|count [2] & !\i2c|master|count [3]))) ) ) )

	.dataa(!\i2c|master|count [0]),
	.datab(!\i2c|master|count [1]),
	.datac(!\i2c|master|count [2]),
	.datad(!\i2c|master|count [3]),
	.datae(!\i2c|master|count [4]),
	.dataf(!\i2c|master|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~0 .extended_lut = "off";
defparam \i2c|master|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \i2c|master|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Selector8~0 (
// Equation(s):
// \i2c|master|Selector8~0_combout  = ((\i2c|master|state.STATE_DATA~q  & ((!\i2c|master|Equal0~0_combout ) # (!\i2c|master|Equal0~1_combout )))) # (\i2c|master|state.STATE_WACK2~q )

	.dataa(!\i2c|master|state.STATE_DATA~q ),
	.datab(!\i2c|master|Equal0~0_combout ),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\i2c|master|state.STATE_WACK2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector8~0 .extended_lut = "off";
defparam \i2c|master|Selector8~0 .lut_mask = 64'h54FF54FF54FF54FF;
defparam \i2c|master|Selector8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_DATA (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_DATA .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_DATA .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|state~25 (
// Equation(s):
// \i2c|master|state~25_combout  = (\sr_latch_n|output_Q~combout  & (\i2c|master|state.STATE_DATA~q  & (\i2c|master|Equal0~0_combout  & \i2c|master|Equal0~1_combout )))

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state.STATE_DATA~q ),
	.datac(!\i2c|master|Equal0~0_combout ),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~25 .extended_lut = "off";
defparam \i2c|master|state~25 .lut_mask = 64'h0001000100010001;
defparam \i2c|master|state~25 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_WACK3 (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK3 .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|state~24 (
// Equation(s):
// \i2c|master|state~24_combout  = (\sr_latch_n|output_Q~combout  & \i2c|master|state.STATE_WACK3~q )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state.STATE_WACK3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~24 .extended_lut = "off";
defparam \i2c|master|state~24 .lut_mask = 64'h1111111111111111;
defparam \i2c|master|state~24 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_PRE_STOP (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_PRE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_PRE_STOP .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_PRE_STOP .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|state~22 (
// Equation(s):
// \i2c|master|state~22_combout  = (\sr_latch_n|output_Q~combout  & \i2c|master|state.STATE_PRE_STOP~q )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~22 .extended_lut = "off";
defparam \i2c|master|state~22 .lut_mask = 64'h1111111111111111;
defparam \i2c|master|state~22 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_STOP (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_STOP .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_STOP .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|state~21 (
// Equation(s):
// \i2c|master|state~21_combout  = (\sr_latch_n|output_Q~combout  & (!\i2c|master|state.STATE_STOP~q  & ((\start~combout ) # (\i2c|master|state.STATE_IDLE~q ))))

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state.STATE_IDLE~q ),
	.datac(!\i2c|master|state.STATE_STOP~q ),
	.datad(!\start~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~21 .extended_lut = "off";
defparam \i2c|master|state~21 .lut_mask = 64'h1050105010501050;
defparam \i2c|master|state~21 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|state.STATE_IDLE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_IDLE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( three_count[1] & ( three_count[0] & ( (((\current_state.STATE_STOP~q  & \i2c|master|state.STATE_IDLE~q )) # (\current_state.STATE_READ~q )) # (\current_state.STATE_WRITE~q ) ) ) ) # ( !three_count[1] & ( three_count[0] & ( 
// ((\current_state.STATE_STOP~q  & \i2c|master|state.STATE_IDLE~q )) # (\current_state.STATE_WRITE~q ) ) ) ) # ( three_count[1] & ( !three_count[0] & ( ((\current_state.STATE_STOP~q  & \i2c|master|state.STATE_IDLE~q )) # (\current_state.STATE_WRITE~q ) ) ) 
// ) # ( !three_count[1] & ( !three_count[0] & ( ((\current_state.STATE_STOP~q  & \i2c|master|state.STATE_IDLE~q )) # (\current_state.STATE_WRITE~q ) ) ) )

	.dataa(!\current_state.STATE_WRITE~q ),
	.datab(!\current_state.STATE_READ~q ),
	.datac(!\current_state.STATE_STOP~q ),
	.datad(!\i2c|master|state.STATE_IDLE~q ),
	.datae(!three_count[1]),
	.dataf(!three_count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h555F555F555F777F;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \next_state.STATE_STOP_455 (
// Equation(s):
// \next_state.STATE_STOP_455~combout  = ( \Selector5~1_combout  & ( \sr_latch_n|output_Q~combout  & ( \next_state.STATE_STOP_455~combout  ) ) ) # ( !\Selector5~1_combout  & ( \sr_latch_n|output_Q~combout  & ( \Selector7~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector7~0_combout ),
	.datad(!\next_state.STATE_STOP_455~combout ),
	.datae(!\Selector5~1_combout ),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.STATE_STOP_455~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.STATE_STOP_455 .extended_lut = "off";
defparam \next_state.STATE_STOP_455 .lut_mask = 64'h000000000F0F00FF;
defparam \next_state.STATE_STOP_455 .shared_arith = "off";
// synopsys translate_on

dffeas \current_state.STATE_STOP (
	.clk(\clk_ref~input_o ),
	.d(\next_state.STATE_STOP_455~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_STOP .is_wysiwyg = "true";
defparam \current_state.STATE_STOP .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \initialized~0 (
// Equation(s):
// \initialized~0_combout  = ( \Selector5~0_combout  & ( (\sr_latch_n|output_Q~combout  & ((!\current_state.STATE_START~q ) # (\current_state.STATE_STOP~q ))) ) ) # ( !\Selector5~0_combout  & ( (\sr_latch_n|output_Q~combout  & ((!\current_state.STATE_START~q 
// ) # ((\current_state.STATE_STOP~q  & count[7])))) ) )

	.dataa(!\current_state.STATE_STOP~q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\current_state.STATE_START~q ),
	.datad(!count[7]),
	.datae(!\Selector5~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\initialized~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \initialized~0 .extended_lut = "off";
defparam \initialized~0 .lut_mask = 64'h3031313130313131;
defparam \initialized~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb initialized(
// Equation(s):
// \initialized~combout  = ( \initialized~combout  & ( \initialized~0_combout  & ( \current_state.STATE_STOP~q  ) ) ) # ( !\initialized~combout  & ( \initialized~0_combout  & ( \current_state.STATE_STOP~q  ) ) ) # ( \initialized~combout  & ( 
// !\initialized~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\current_state.STATE_STOP~q ),
	.datae(!\initialized~combout ),
	.dataf(!\initialized~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\initialized~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam initialized.extended_lut = "off";
defparam initialized.lut_mask = 64'h0000FFFF00FF00FF;
defparam initialized.shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \current_state.STATE_START~q  & ( (!\i2c|master|state.STATE_IDLE~q  & (((\current_state.STATE_IDLE~q  & \initialized~combout )) # (\current_state.STATE_STOP~q ))) # (\i2c|master|state.STATE_IDLE~q  & (\current_state.STATE_IDLE~q 
// )) ) ) # ( !\current_state.STATE_START~q  )

	.dataa(!\current_state.STATE_IDLE~q ),
	.datab(!\current_state.STATE_STOP~q ),
	.datac(!\i2c|master|state.STATE_IDLE~q ),
	.datad(!\initialized~combout ),
	.datae(!\current_state.STATE_START~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'hFFFF3575FFFF3575;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \next_state.STATE_IDLE_479 (
// Equation(s):
// \next_state.STATE_IDLE_479~combout  = ( \Selector5~1_combout  & ( \sr_latch_n|output_Q~combout  & ( \next_state.STATE_IDLE_479~combout  ) ) ) # ( !\Selector5~1_combout  & ( \sr_latch_n|output_Q~combout  & ( \Selector13~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector13~0_combout ),
	.datad(!\next_state.STATE_IDLE_479~combout ),
	.datae(!\Selector5~1_combout ),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.STATE_IDLE_479~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.STATE_IDLE_479 .extended_lut = "off";
defparam \next_state.STATE_IDLE_479 .lut_mask = 64'h000000000F0F00FF;
defparam \next_state.STATE_IDLE_479 .shared_arith = "off";
// synopsys translate_on

dffeas \current_state.STATE_IDLE (
	.clk(\clk_ref~input_o ),
	.d(\next_state.STATE_IDLE_479~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_IDLE .is_wysiwyg = "true";
defparam \current_state.STATE_IDLE .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( three_count[1] & ( (\current_state.STATE_IDLE~q  & (!\i2c|master|state.STATE_IDLE~q  & !\initialized~combout )) ) ) # ( !three_count[1] & ( ((\current_state.STATE_IDLE~q  & (!\i2c|master|state.STATE_IDLE~q  & 
// !\initialized~combout ))) # (\current_state.STATE_READ~q ) ) )

	.dataa(!\current_state.STATE_IDLE~q ),
	.datab(!\current_state.STATE_READ~q ),
	.datac(!\i2c|master|state.STATE_IDLE~q ),
	.datad(!\initialized~combout ),
	.datae(!three_count[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h7333500073335000;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \next_state.STATE_READ_471 (
// Equation(s):
// \next_state.STATE_READ_471~combout  = ( \Selector5~1_combout  & ( \sr_latch_n|output_Q~combout  & ( \next_state.STATE_READ_471~combout  ) ) ) # ( !\Selector5~1_combout  & ( \sr_latch_n|output_Q~combout  & ( \Selector11~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector11~0_combout ),
	.datad(!\next_state.STATE_READ_471~combout ),
	.datae(!\Selector5~1_combout ),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.STATE_READ_471~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.STATE_READ_471 .extended_lut = "off";
defparam \next_state.STATE_READ_471 .lut_mask = 64'h000000000F0F00FF;
defparam \next_state.STATE_READ_471 .shared_arith = "off";
// synopsys translate_on

dffeas \current_state.STATE_READ (
	.clk(\clk_ref~input_o ),
	.d(\next_state.STATE_READ_471~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_READ .is_wysiwyg = "true";
defparam \current_state.STATE_READ .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (!\current_state.STATE_READ~q ) # (\Add0~1_sumout )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \count[0] (
// Equation(s):
// count[0] = ( count[0] & ( \three_count[1]~0_combout  & ( \Selector26~0_combout  ) ) ) # ( !count[0] & ( \three_count[1]~0_combout  & ( \Selector26~0_combout  ) ) ) # ( count[0] & ( !\three_count[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector26~0_combout ),
	.datae(!count[0]),
	.dataf(!\three_count[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[0] .extended_lut = "off";
defparam \count[0] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \count[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_ref~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "hdmi_commands.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom_hdmi:rom|altsyncram:altsyncram_component|altsyncram_q3g1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 74;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 75;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "7E7BBED26926924D249";
// synopsys translate_on

cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [5] & \current_state.STATE_READ~q )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\current_state.STATE_READ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h1111111111111111;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_reg_id[0]~0 (
// Equation(s):
// \current_reg_id[0]~0_combout  = ( three_count[0] & ( (\sr_latch_n|output_Q~combout  & ((!\current_state.STATE_START~q ) # ((\current_state.STATE_READ~q  & !three_count[1])))) ) ) # ( !three_count[0] & ( (\sr_latch_n|output_Q~combout  & 
// !\current_state.STATE_START~q ) ) )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\current_state.STATE_START~q ),
	.datad(!three_count[1]),
	.datae(!three_count[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current_reg_id[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_reg_id[0]~0 .extended_lut = "off";
defparam \current_reg_id[0]~0 .lut_mask = 64'h3030313030303130;
defparam \current_reg_id[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_reg_id[5] (
// Equation(s):
// current_reg_id[5] = ( current_reg_id[5] & ( \current_reg_id[0]~0_combout  & ( \Selector21~0_combout  ) ) ) # ( !current_reg_id[5] & ( \current_reg_id[0]~0_combout  & ( \Selector21~0_combout  ) ) ) # ( current_reg_id[5] & ( !\current_reg_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector21~0_combout ),
	.datae(!current_reg_id[5]),
	.dataf(!\current_reg_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_reg_id[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_reg_id[5] .extended_lut = "off";
defparam \current_reg_id[5] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_reg_id[5] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_reg_id[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_reg_id[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[5] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_ref~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "hdmi_commands.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom_hdmi:rom|altsyncram:altsyncram_component|altsyncram_q3g1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 74;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 75;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "37DBBDB6D9269349249";
// synopsys translate_on

cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & \current_state.STATE_READ~q )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\current_state.STATE_READ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h1111111111111111;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_reg_id[7] (
// Equation(s):
// current_reg_id[7] = ( current_reg_id[7] & ( \current_reg_id[0]~0_combout  & ( \Selector23~0_combout  ) ) ) # ( !current_reg_id[7] & ( \current_reg_id[0]~0_combout  & ( \Selector23~0_combout  ) ) ) # ( current_reg_id[7] & ( !\current_reg_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector23~0_combout ),
	.datae(!current_reg_id[7]),
	.dataf(!\current_reg_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_reg_id[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_reg_id[7] .extended_lut = "off";
defparam \current_reg_id[7] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_reg_id[7] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_reg_id[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_reg_id[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[7] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_ref~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "hdmi_commands.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom_hdmi:rom|altsyncram:altsyncram_component|altsyncram_q3g1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 74;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 75;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "7EE966924B6DF6ED249";
// synopsys translate_on

cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & \current_state.STATE_READ~q )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\current_state.STATE_READ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h1111111111111111;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_reg_id[6] (
// Equation(s):
// current_reg_id[6] = ( current_reg_id[6] & ( \current_reg_id[0]~0_combout  & ( \Selector22~0_combout  ) ) ) # ( !current_reg_id[6] & ( \current_reg_id[0]~0_combout  & ( \Selector22~0_combout  ) ) ) # ( current_reg_id[6] & ( !\current_reg_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector22~0_combout ),
	.datae(!current_reg_id[6]),
	.dataf(!\current_reg_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_reg_id[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_reg_id[6] .extended_lut = "off";
defparam \current_reg_id[6] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_reg_id[6] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_reg_id[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_reg_id[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[6] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_ref~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "hdmi_commands.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom_hdmi:rom|altsyncram:altsyncram_component|altsyncram_q3g1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 74;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 75;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "2096480910100022090";
// synopsys translate_on

cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [1] & \current_state.STATE_READ~q )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\current_state.STATE_READ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h1111111111111111;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_reg_id[1] (
// Equation(s):
// current_reg_id[1] = ( current_reg_id[1] & ( \current_reg_id[0]~0_combout  & ( \Selector17~0_combout  ) ) ) # ( !current_reg_id[1] & ( \current_reg_id[0]~0_combout  & ( \Selector17~0_combout  ) ) ) # ( current_reg_id[1] & ( !\current_reg_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector17~0_combout ),
	.datae(!current_reg_id[1]),
	.dataf(!\current_reg_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_reg_id[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_reg_id[1] .extended_lut = "off";
defparam \current_reg_id[1] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_reg_id[1] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_reg_id[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_reg_id[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[1] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_ref~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "hdmi_commands.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom_hdmi:rom|altsyncram:altsyncram_component|altsyncram_q3g1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 74;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 75;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "61920124840B6010020";
// synopsys translate_on

cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [3] & \current_state.STATE_READ~q )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\current_state.STATE_READ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h1111111111111111;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_reg_id[3] (
// Equation(s):
// current_reg_id[3] = ( current_reg_id[3] & ( \current_reg_id[0]~0_combout  & ( \Selector19~0_combout  ) ) ) # ( !current_reg_id[3] & ( \current_reg_id[0]~0_combout  & ( \Selector19~0_combout  ) ) ) # ( current_reg_id[3] & ( !\current_reg_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector19~0_combout ),
	.datae(!current_reg_id[3]),
	.dataf(!\current_reg_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_reg_id[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_reg_id[3] .extended_lut = "off";
defparam \current_reg_id[3] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_reg_id[3] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_reg_id[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_reg_id[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[3] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_ref~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "hdmi_commands.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom_hdmi:rom|altsyncram:altsyncram_component|altsyncram_q3g1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 74;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 75;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "57CFB5B25B7C926B649";
// synopsys translate_on

cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [2] & \current_state.STATE_READ~q )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\current_state.STATE_READ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h1111111111111111;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_reg_id[2] (
// Equation(s):
// current_reg_id[2] = ( current_reg_id[2] & ( \current_reg_id[0]~0_combout  & ( \Selector18~0_combout  ) ) ) # ( !current_reg_id[2] & ( \current_reg_id[0]~0_combout  & ( \Selector18~0_combout  ) ) ) # ( current_reg_id[2] & ( !\current_reg_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector18~0_combout ),
	.datae(!current_reg_id[2]),
	.dataf(!\current_reg_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_reg_id[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_reg_id[2] .extended_lut = "off";
defparam \current_reg_id[2] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_reg_id[2] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_reg_id[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_reg_id[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[2] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_ref~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "hdmi_commands.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_hdmi:rom|altsyncram:altsyncram_component|altsyncram_q3g1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 74;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 75;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "4002430102400404482";
// synopsys translate_on

cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [0] & \current_state.STATE_READ~q )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\current_state.STATE_READ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h1111111111111111;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_reg_id[0] (
// Equation(s):
// current_reg_id[0] = ( current_reg_id[0] & ( \current_reg_id[0]~0_combout  & ( \Selector15~0_combout  ) ) ) # ( !current_reg_id[0] & ( \current_reg_id[0]~0_combout  & ( \Selector15~0_combout  ) ) ) # ( current_reg_id[0] & ( !\current_reg_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector15~0_combout ),
	.datae(!current_reg_id[0]),
	.dataf(!\current_reg_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_reg_id[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_reg_id[0] .extended_lut = "off";
defparam \current_reg_id[0] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_reg_id[0] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_reg_id[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_reg_id[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[0] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Mux1~4 (
// Equation(s):
// \i2c|master|Mux1~4_combout  = ( !\i2c|master|count [1] & ( ((!\i2c|master|count [0] & (((\i2c|master|saved_reg_id [0] & !\i2c|master|count [2])))) # (\i2c|master|count [0] & (((\i2c|master|count [2])) # (\i2c|master|saved_reg_id [1])))) ) ) # ( 
// \i2c|master|count [1] & ( ((!\i2c|master|count [0] & (((\i2c|master|saved_reg_id [2] & !\i2c|master|count [2])))) # (\i2c|master|count [0] & (((\i2c|master|count [2])) # (\i2c|master|saved_reg_id [3])))) ) )

	.dataa(!\i2c|master|saved_reg_id [1]),
	.datab(!\i2c|master|saved_reg_id [3]),
	.datac(!\i2c|master|saved_reg_id [2]),
	.datad(!\i2c|master|count [0]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|count [2]),
	.datag(!\i2c|master|saved_reg_id [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux1~4 .extended_lut = "on";
defparam \i2c|master|Mux1~4 .lut_mask = 64'h0F550F3300FF00FF;
defparam \i2c|master|Mux1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_ref~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "hdmi_commands.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom_hdmi:rom|altsyncram:altsyncram_component|altsyncram_q3g1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 74;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 75;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 7;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "6194016492400812420";
// synopsys translate_on

cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [4] & \current_state.STATE_READ~q )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\current_state.STATE_READ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h1111111111111111;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_reg_id[4] (
// Equation(s):
// current_reg_id[4] = ( current_reg_id[4] & ( \current_reg_id[0]~0_combout  & ( \Selector20~0_combout  ) ) ) # ( !current_reg_id[4] & ( \current_reg_id[0]~0_combout  & ( \Selector20~0_combout  ) ) ) # ( current_reg_id[4] & ( !\current_reg_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector20~0_combout ),
	.datae(!current_reg_id[4]),
	.dataf(!\current_reg_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_reg_id[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_reg_id[4] .extended_lut = "off";
defparam \current_reg_id[4] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_reg_id[4] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_reg_id[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_reg_id[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[4] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Mux1~0 (
// Equation(s):
// \i2c|master|Mux1~0_combout  = ( !\i2c|master|count [1] & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux1~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux1~4_combout  & ((\i2c|master|saved_reg_id [4]))) # (\i2c|master|Mux1~4_combout  & 
// (\i2c|master|saved_reg_id [5]))))) ) ) # ( \i2c|master|count [1] & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux1~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux1~4_combout  & ((\i2c|master|saved_reg_id [6]))) # (\i2c|master|Mux1~4_combout  
// & (\i2c|master|saved_reg_id [7]))))) ) )

	.dataa(!\i2c|master|saved_reg_id [5]),
	.datab(!\i2c|master|saved_reg_id [7]),
	.datac(!\i2c|master|saved_reg_id [6]),
	.datad(!\i2c|master|count [2]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|Mux1~4_combout ),
	.datag(!\i2c|master|saved_reg_id [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux1~0 .extended_lut = "on";
defparam \i2c|master|Mux1~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \i2c|master|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_dev_id[0]~0 (
// Equation(s):
// \current_dev_id[0]~0_combout  = ( three_count[0] & ( (\sr_latch_n|output_Q~combout  & !\current_state.STATE_START~q ) ) ) # ( !three_count[0] & ( (\sr_latch_n|output_Q~combout  & ((!\current_state.STATE_START~q ) # ((\current_state.STATE_READ~q  & 
// !three_count[1])))) ) )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\current_state.STATE_START~q ),
	.datad(!three_count[1]),
	.datae(!three_count[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current_dev_id[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_dev_id[0]~0 .extended_lut = "off";
defparam \current_dev_id[0]~0 .lut_mask = 64'h3130303031303030;
defparam \current_dev_id[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_dev_id[5] (
// Equation(s):
// current_dev_id[5] = ( current_dev_id[5] & ( \current_dev_id[0]~0_combout  & ( \Selector21~0_combout  ) ) ) # ( !current_dev_id[5] & ( \current_dev_id[0]~0_combout  & ( \Selector21~0_combout  ) ) ) # ( current_dev_id[5] & ( !\current_dev_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector21~0_combout ),
	.datae(!current_dev_id[5]),
	.dataf(!\current_dev_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_dev_id[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_dev_id[5] .extended_lut = "off";
defparam \current_dev_id[5] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_dev_id[5] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_dev_id[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_dev_id[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_dev_id [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_dev_id[5] .is_wysiwyg = "true";
defparam \i2c|master|saved_dev_id[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_dev_id[7] (
// Equation(s):
// current_dev_id[7] = ( current_dev_id[7] & ( \current_dev_id[0]~0_combout  & ( \Selector23~0_combout  ) ) ) # ( !current_dev_id[7] & ( \current_dev_id[0]~0_combout  & ( \Selector23~0_combout  ) ) ) # ( current_dev_id[7] & ( !\current_dev_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector23~0_combout ),
	.datae(!current_dev_id[7]),
	.dataf(!\current_dev_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_dev_id[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_dev_id[7] .extended_lut = "off";
defparam \current_dev_id[7] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_dev_id[7] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_dev_id[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_dev_id[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_dev_id [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_dev_id[7] .is_wysiwyg = "true";
defparam \i2c|master|saved_dev_id[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_dev_id[6] (
// Equation(s):
// current_dev_id[6] = ( current_dev_id[6] & ( \current_dev_id[0]~0_combout  & ( \Selector22~0_combout  ) ) ) # ( !current_dev_id[6] & ( \current_dev_id[0]~0_combout  & ( \Selector22~0_combout  ) ) ) # ( current_dev_id[6] & ( !\current_dev_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector22~0_combout ),
	.datae(!current_dev_id[6]),
	.dataf(!\current_dev_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_dev_id[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_dev_id[6] .extended_lut = "off";
defparam \current_dev_id[6] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_dev_id[6] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_dev_id[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_dev_id[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_dev_id [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_dev_id[6] .is_wysiwyg = "true";
defparam \i2c|master|saved_dev_id[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_dev_id[1] (
// Equation(s):
// current_dev_id[1] = ( current_dev_id[1] & ( \current_dev_id[0]~0_combout  & ( \Selector17~0_combout  ) ) ) # ( !current_dev_id[1] & ( \current_dev_id[0]~0_combout  & ( \Selector17~0_combout  ) ) ) # ( current_dev_id[1] & ( !\current_dev_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector17~0_combout ),
	.datae(!current_dev_id[1]),
	.dataf(!\current_dev_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_dev_id[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_dev_id[1] .extended_lut = "off";
defparam \current_dev_id[1] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_dev_id[1] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_dev_id[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_dev_id[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_dev_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_dev_id[1] .is_wysiwyg = "true";
defparam \i2c|master|saved_dev_id[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_dev_id[3] (
// Equation(s):
// current_dev_id[3] = ( current_dev_id[3] & ( \current_dev_id[0]~0_combout  & ( \Selector19~0_combout  ) ) ) # ( !current_dev_id[3] & ( \current_dev_id[0]~0_combout  & ( \Selector19~0_combout  ) ) ) # ( current_dev_id[3] & ( !\current_dev_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector19~0_combout ),
	.datae(!current_dev_id[3]),
	.dataf(!\current_dev_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_dev_id[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_dev_id[3] .extended_lut = "off";
defparam \current_dev_id[3] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_dev_id[3] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_dev_id[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_dev_id[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_dev_id [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_dev_id[3] .is_wysiwyg = "true";
defparam \i2c|master|saved_dev_id[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_dev_id[2] (
// Equation(s):
// current_dev_id[2] = ( current_dev_id[2] & ( \current_dev_id[0]~0_combout  & ( \Selector18~0_combout  ) ) ) # ( !current_dev_id[2] & ( \current_dev_id[0]~0_combout  & ( \Selector18~0_combout  ) ) ) # ( current_dev_id[2] & ( !\current_dev_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector18~0_combout ),
	.datae(!current_dev_id[2]),
	.dataf(!\current_dev_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_dev_id[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_dev_id[2] .extended_lut = "off";
defparam \current_dev_id[2] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_dev_id[2] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_dev_id[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_dev_id[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_dev_id [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_dev_id[2] .is_wysiwyg = "true";
defparam \i2c|master|saved_dev_id[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_dev_id[0] (
// Equation(s):
// current_dev_id[0] = ( current_dev_id[0] & ( \current_dev_id[0]~0_combout  & ( \Selector15~0_combout  ) ) ) # ( !current_dev_id[0] & ( \current_dev_id[0]~0_combout  & ( \Selector15~0_combout  ) ) ) # ( current_dev_id[0] & ( !\current_dev_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector15~0_combout ),
	.datae(!current_dev_id[0]),
	.dataf(!\current_dev_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_dev_id[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_dev_id[0] .extended_lut = "off";
defparam \current_dev_id[0] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_dev_id[0] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_dev_id[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_dev_id[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_dev_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_dev_id[0] .is_wysiwyg = "true";
defparam \i2c|master|saved_dev_id[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Mux0~4 (
// Equation(s):
// \i2c|master|Mux0~4_combout  = ( !\i2c|master|count [1] & ( ((!\i2c|master|count [0] & (((\i2c|master|saved_dev_id [0] & !\i2c|master|count [2])))) # (\i2c|master|count [0] & (((\i2c|master|count [2])) # (\i2c|master|saved_dev_id [1])))) ) ) # ( 
// \i2c|master|count [1] & ( ((!\i2c|master|count [0] & (((\i2c|master|saved_dev_id [2] & !\i2c|master|count [2])))) # (\i2c|master|count [0] & (((\i2c|master|count [2])) # (\i2c|master|saved_dev_id [3])))) ) )

	.dataa(!\i2c|master|saved_dev_id [1]),
	.datab(!\i2c|master|saved_dev_id [3]),
	.datac(!\i2c|master|saved_dev_id [2]),
	.datad(!\i2c|master|count [0]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|count [2]),
	.datag(!\i2c|master|saved_dev_id [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux0~4 .extended_lut = "on";
defparam \i2c|master|Mux0~4 .lut_mask = 64'h0F550F3300FF00FF;
defparam \i2c|master|Mux0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_dev_id[4] (
// Equation(s):
// current_dev_id[4] = ( current_dev_id[4] & ( \current_dev_id[0]~0_combout  & ( \Selector20~0_combout  ) ) ) # ( !current_dev_id[4] & ( \current_dev_id[0]~0_combout  & ( \Selector20~0_combout  ) ) ) # ( current_dev_id[4] & ( !\current_dev_id[0]~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector20~0_combout ),
	.datae(!current_dev_id[4]),
	.dataf(!\current_dev_id[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_dev_id[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_dev_id[4] .extended_lut = "off";
defparam \current_dev_id[4] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_dev_id[4] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_dev_id[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_dev_id[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_dev_id [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_dev_id[4] .is_wysiwyg = "true";
defparam \i2c|master|saved_dev_id[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Mux0~0 (
// Equation(s):
// \i2c|master|Mux0~0_combout  = ( !\i2c|master|count [1] & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux0~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux0~4_combout  & ((\i2c|master|saved_dev_id [4]))) # (\i2c|master|Mux0~4_combout  & 
// (\i2c|master|saved_dev_id [5]))))) ) ) # ( \i2c|master|count [1] & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux0~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux0~4_combout  & ((\i2c|master|saved_dev_id [6]))) # (\i2c|master|Mux0~4_combout  
// & (\i2c|master|saved_dev_id [7]))))) ) )

	.dataa(!\i2c|master|saved_dev_id [5]),
	.datab(!\i2c|master|saved_dev_id [7]),
	.datac(!\i2c|master|saved_dev_id [6]),
	.datad(!\i2c|master|count [2]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|Mux0~4_combout ),
	.datag(!\i2c|master|saved_dev_id [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux0~0 .extended_lut = "on";
defparam \i2c|master|Mux0~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \i2c|master|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_data[0]~0 (
// Equation(s):
// \current_data[0]~0_combout  = ( three_count[0] & ( (\sr_latch_n|output_Q~combout  & !\current_state.STATE_START~q ) ) ) # ( !three_count[0] & ( (\sr_latch_n|output_Q~combout  & ((!\current_state.STATE_START~q ) # ((\current_state.STATE_READ~q  & 
// three_count[1])))) ) )

	.dataa(!\current_state.STATE_READ~q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\current_state.STATE_START~q ),
	.datad(!three_count[1]),
	.datae(!three_count[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_data[0]~0 .extended_lut = "off";
defparam \current_data[0]~0 .lut_mask = 64'h3031303030313030;
defparam \current_data[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_data[5] (
// Equation(s):
// current_data[5] = ( current_data[5] & ( \current_data[0]~0_combout  & ( \Selector21~0_combout  ) ) ) # ( !current_data[5] & ( \current_data[0]~0_combout  & ( \Selector21~0_combout  ) ) ) # ( current_data[5] & ( !\current_data[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector21~0_combout ),
	.datae(!current_data[5]),
	.dataf(!\current_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_data[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_data[5] .extended_lut = "off";
defparam \current_data[5] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_data[5] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_data[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_data[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[5] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_data[7] (
// Equation(s):
// current_data[7] = ( current_data[7] & ( \current_data[0]~0_combout  & ( \Selector23~0_combout  ) ) ) # ( !current_data[7] & ( \current_data[0]~0_combout  & ( \Selector23~0_combout  ) ) ) # ( current_data[7] & ( !\current_data[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector23~0_combout ),
	.datae(!current_data[7]),
	.dataf(!\current_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_data[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_data[7] .extended_lut = "off";
defparam \current_data[7] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_data[7] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_data[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_data[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[7] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_data[6] (
// Equation(s):
// current_data[6] = ( current_data[6] & ( \current_data[0]~0_combout  & ( \Selector22~0_combout  ) ) ) # ( !current_data[6] & ( \current_data[0]~0_combout  & ( \Selector22~0_combout  ) ) ) # ( current_data[6] & ( !\current_data[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector22~0_combout ),
	.datae(!current_data[6]),
	.dataf(!\current_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_data[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_data[6] .extended_lut = "off";
defparam \current_data[6] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_data[6] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_data[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_data[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[6] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_data[1] (
// Equation(s):
// current_data[1] = ( current_data[1] & ( \current_data[0]~0_combout  & ( \Selector17~0_combout  ) ) ) # ( !current_data[1] & ( \current_data[0]~0_combout  & ( \Selector17~0_combout  ) ) ) # ( current_data[1] & ( !\current_data[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector17~0_combout ),
	.datae(!current_data[1]),
	.dataf(!\current_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_data[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_data[1] .extended_lut = "off";
defparam \current_data[1] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_data[1] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_data[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_data[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[1] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_data[3] (
// Equation(s):
// current_data[3] = ( current_data[3] & ( \current_data[0]~0_combout  & ( \Selector19~0_combout  ) ) ) # ( !current_data[3] & ( \current_data[0]~0_combout  & ( \Selector19~0_combout  ) ) ) # ( current_data[3] & ( !\current_data[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector19~0_combout ),
	.datae(!current_data[3]),
	.dataf(!\current_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_data[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_data[3] .extended_lut = "off";
defparam \current_data[3] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_data[3] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_data[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_data[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[3] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_data[2] (
// Equation(s):
// current_data[2] = ( current_data[2] & ( \current_data[0]~0_combout  & ( \Selector18~0_combout  ) ) ) # ( !current_data[2] & ( \current_data[0]~0_combout  & ( \Selector18~0_combout  ) ) ) # ( current_data[2] & ( !\current_data[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector18~0_combout ),
	.datae(!current_data[2]),
	.dataf(!\current_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_data[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_data[2] .extended_lut = "off";
defparam \current_data[2] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_data[2] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_data[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_data[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[2] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \current_data[0] (
// Equation(s):
// current_data[0] = ( current_data[0] & ( \current_data[0]~0_combout  & ( \Selector15~0_combout  ) ) ) # ( !current_data[0] & ( \current_data[0]~0_combout  & ( \Selector15~0_combout  ) ) ) # ( current_data[0] & ( !\current_data[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector15~0_combout ),
	.datae(!current_data[0]),
	.dataf(!\current_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_data[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_data[0] .extended_lut = "off";
defparam \current_data[0] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_data[0] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_data[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[0] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Mux2~4 (
// Equation(s):
// \i2c|master|Mux2~4_combout  = ( !\i2c|master|count [1] & ( ((!\i2c|master|count [0] & (((\i2c|master|saved_data [0] & !\i2c|master|count [2])))) # (\i2c|master|count [0] & (((\i2c|master|count [2])) # (\i2c|master|saved_data [1])))) ) ) # ( 
// \i2c|master|count [1] & ( ((!\i2c|master|count [0] & (((\i2c|master|saved_data [2] & !\i2c|master|count [2])))) # (\i2c|master|count [0] & (((\i2c|master|count [2])) # (\i2c|master|saved_data [3])))) ) )

	.dataa(!\i2c|master|saved_data [1]),
	.datab(!\i2c|master|saved_data [3]),
	.datac(!\i2c|master|saved_data [2]),
	.datad(!\i2c|master|count [0]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|count [2]),
	.datag(!\i2c|master|saved_data [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux2~4 .extended_lut = "on";
defparam \i2c|master|Mux2~4 .lut_mask = 64'h0F550F3300FF00FF;
defparam \i2c|master|Mux2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \current_data[4] (
// Equation(s):
// current_data[4] = ( current_data[4] & ( \current_data[0]~0_combout  & ( \Selector20~0_combout  ) ) ) # ( !current_data[4] & ( \current_data[0]~0_combout  & ( \Selector20~0_combout  ) ) ) # ( current_data[4] & ( !\current_data[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector20~0_combout ),
	.datae(!current_data[4]),
	.dataf(!\current_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(current_data[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_data[4] .extended_lut = "off";
defparam \current_data[4] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \current_data[4] .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|saved_data[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(current_data[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[4] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Mux2~0 (
// Equation(s):
// \i2c|master|Mux2~0_combout  = ( !\i2c|master|count [1] & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux2~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux2~4_combout  & ((\i2c|master|saved_data [4]))) # (\i2c|master|Mux2~4_combout  & 
// (\i2c|master|saved_data [5]))))) ) ) # ( \i2c|master|count [1] & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux2~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux2~4_combout  & ((\i2c|master|saved_data [6]))) # (\i2c|master|Mux2~4_combout  & 
// (\i2c|master|saved_data [7]))))) ) )

	.dataa(!\i2c|master|saved_data [5]),
	.datab(!\i2c|master|saved_data [7]),
	.datac(!\i2c|master|saved_data [6]),
	.datad(!\i2c|master|count [2]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|Mux2~4_combout ),
	.datag(!\i2c|master|saved_data [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux2~0 .extended_lut = "on";
defparam \i2c|master|Mux2~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \i2c|master|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Selector19~0 (
// Equation(s):
// \i2c|master|Selector19~0_combout  = (\i2c|master|state.STATE_IDLE~q  & (!\i2c|master|state.STATE_STOP~q  & ((!\i2c|master|state.STATE_DATA~q ) # (!\i2c|master|Mux2~0_combout ))))

	.dataa(!\i2c|master|state.STATE_IDLE~q ),
	.datab(!\i2c|master|state.STATE_STOP~q ),
	.datac(!\i2c|master|state.STATE_DATA~q ),
	.datad(!\i2c|master|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector19~0 .extended_lut = "off";
defparam \i2c|master|Selector19~0 .lut_mask = 64'h4440444044404440;
defparam \i2c|master|Selector19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|Selector19~1 (
// Equation(s):
// \i2c|master|Selector19~1_combout  = ( \i2c|master|Selector19~0_combout  & ( (!\i2c|master|Mux1~0_combout  & (((\i2c|master|Mux0~0_combout  & \i2c|master|state.STATE_ADDR~q )))) # (\i2c|master|Mux1~0_combout  & (((\i2c|master|Mux0~0_combout  & 
// \i2c|master|state.STATE_ADDR~q )) # (\i2c|master|state.STATE_REG_ADDR~q ))) ) ) # ( !\i2c|master|Selector19~0_combout  )

	.dataa(!\i2c|master|Mux1~0_combout ),
	.datab(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datac(!\i2c|master|Mux0~0_combout ),
	.datad(!\i2c|master|state.STATE_ADDR~q ),
	.datae(!\i2c|master|Selector19~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector19~1 .extended_lut = "off";
defparam \i2c|master|Selector19~1 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \i2c|master|Selector19~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|i2c_sda_val (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\sr_latch_n|output_Q~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_sda_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_sda_val .is_wysiwyg = "true";
defparam \i2c|master|i2c_sda_val .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|i2c_sda_val~1 (
// Equation(s):
// \i2c|master|i2c_sda_val~1_combout  = (\sr_latch_n|output_Q~combout  & (((\i2c|master|state.STATE_WACK2~q ) # (\i2c|master|state.STATE_WACK~q )) # (\i2c|master|state.STATE_WACK3~q )))

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state.STATE_WACK3~q ),
	.datac(!\i2c|master|state.STATE_WACK~q ),
	.datad(!\i2c|master|state.STATE_WACK2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|i2c_sda_val~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|i2c_sda_val~1 .extended_lut = "off";
defparam \i2c|master|i2c_sda_val~1 .lut_mask = 64'h1555155515551555;
defparam \i2c|master|i2c_sda_val~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|i2c_sda_val~en (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|i2c_sda_val~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_sda_val~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_sda_val~en .is_wysiwyg = "true";
defparam \i2c|master|i2c_sda_val~en .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \state~3 (
// Equation(s):
// \state~3_combout  = (\current_state.STATE_WRITE~q ) # (\current_state.STATE_IDLE~q )

	.dataa(!\current_state.STATE_IDLE~q ),
	.datab(!\current_state.STATE_WRITE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~3 .extended_lut = "off";
defparam \state~3 .lut_mask = 64'h7777777777777777;
defparam \state~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \state~4 (
// Equation(s):
// \state~4_combout  = (\current_state.STATE_READ~q ) # (\current_state.STATE_WRITE~q )

	.dataa(!\current_state.STATE_WRITE~q ),
	.datab(!\current_state.STATE_READ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~4 .extended_lut = "off";
defparam \state~4 .lut_mask = 64'h7777777777777777;
defparam \state~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|ready~1 (
// Equation(s):
// \i2c|master|ready~1_combout  = (\sr_latch_n|output_Q~combout  & !\i2c|master|state.STATE_IDLE~q )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state.STATE_IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ready~1 .extended_lut = "off";
defparam \i2c|master|ready~1 .lut_mask = 64'h4444444444444444;
defparam \i2c|master|ready~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|always0~0 (
// Equation(s):
// \i2c|master|always0~0_combout  = (\i2c|master|state.STATE_IDLE~q  & (!\i2c|master|state.STATE_STOP~q  & (!\i2c|master|state.STATE_START~q  & !\i2c|master|state.STATE_PRE_STOP~q )))

	.dataa(!\i2c|master|state.STATE_IDLE~q ),
	.datab(!\i2c|master|state.STATE_STOP~q ),
	.datac(!\i2c|master|state.STATE_START~q ),
	.datad(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|always0~0 .extended_lut = "off";
defparam \i2c|master|always0~0 .lut_mask = 64'h4000400040004000;
defparam \i2c|master|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2c|master|i2c_scl_enable (
	.clk(!\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_scl_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_scl_enable .is_wysiwyg = "true";
defparam \i2c|master|i2c_scl_enable .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2c|master|i2c_scl~0 (
// Equation(s):
// \i2c|master|i2c_scl~0_combout  = (!\i2c|clk_divider|i2c_clk~q ) # (!\i2c|master|i2c_scl_enable~q )

	.dataa(!\i2c|clk_divider|i2c_clk~q ),
	.datab(!\i2c|master|i2c_scl_enable~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|i2c_scl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|i2c_scl~0 .extended_lut = "off";
defparam \i2c|master|i2c_scl~0 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \i2c|master|i2c_scl~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
