{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667219752091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667219752098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 20:35:51 2022 " "Processing started: Mon Oct 31 20:35:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667219752098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219752098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219752098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667219753547 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1667219753547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/music_player/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../../rtl/key_filter.v" "" { Text "D:/QuartusProjects/music_player/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219765613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219765613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/music_player/sim/tb_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/sim/tb_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_LCD " "Found entity 1: tb_LCD" {  } { { "../../sim/tb_LCD.v" "" { Text "D:/QuartusProjects/music_player/sim/tb_LCD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219765626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219765626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD.v(313) " "Verilog HDL information at LCD.v(313): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 313 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1667219765639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY1 key1 LCD.v(5) " "Verilog HDL Declaration information at LCD.v(5): object \"KEY1\" differs only in case from object \"key1\" in the same scope" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667219765640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY2 key2 LCD.v(6) " "Verilog HDL Declaration information at LCD.v(6): object \"KEY2\" differs only in case from object \"key2\" in the same scope" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667219765640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY3 key3 LCD.v(7) " "Verilog HDL Declaration information at LCD.v(7): object \"KEY3\" differs only in case from object \"key3\" in the same scope" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667219765640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY4 key4 LCD.v(8) " "Verilog HDL Declaration information at LCD.v(8): object \"KEY4\" differs only in case from object \"key4\" in the same scope" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667219765640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/music_player/rtl/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/music_player/rtl/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219765642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219765642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD " "Elaborating entity \"LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667219765702 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LCD.v(317) " "Verilog HDL Case Statement warning at LCD.v(317): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 317 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1667219765709 "|LCD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LCD.v(427) " "Verilog HDL Case Statement warning at LCD.v(427): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 427 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1667219765709 "|LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:K1 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:K1\"" {  } { { "../../rtl/LCD.v" "K1" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667219765714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_flag key_filter.v(12) " "Verilog HDL or VHDL warning at key_filter.v(12): object \"key_flag\" assigned a value but never read" {  } { { "../../rtl/key_filter.v" "" { Text "D:/QuartusProjects/music_player/rtl/key_filter.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667219765716 "|LCD|key_filter:K1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_filter.v(24) " "Verilog HDL assignment warning at key_filter.v(24): truncated value with size 32 to match size of target (20)" {  } { { "../../rtl/key_filter.v" "" { Text "D:/QuartusProjects/music_player/rtl/key_filter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667219765716 "|LCD|key_filter:K1"}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 0 " "Ignored assignment(s) for \"KEY\[0\]\" because \"KEY\" is not a bus or array" {  } { { "../../rtl/LCD.v" "KEY" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 126 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1667219766787 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 1 " "Ignored assignment(s) for \"KEY\[1\]\" because \"KEY\" is not a bus or array" {  } { { "../../rtl/LCD.v" "KEY" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 126 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1667219766787 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 2 " "Ignored assignment(s) for \"KEY\[2\]\" because \"KEY\" is not a bus or array" {  } { { "../../rtl/LCD.v" "KEY" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 126 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1667219766787 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 3 " "Ignored assignment(s) for \"KEY\[3\]\" because \"KEY\" is not a bus or array" {  } { { "../../rtl/LCD.v" "KEY" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 126 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1667219766787 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 427 -1 0 } } { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 317 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1667219766820 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1667219766820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667219767159 "|LCD|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../../rtl/LCD.v" "" { Text "D:/QuartusProjects/music_player/rtl/LCD.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667219767159 "|LCD|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667219767159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667219767253 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667219767931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProjects/music_player/quartus_prj/LCD/LCD.map.smsg " "Generated suppressed messages file D:/QuartusProjects/music_player/quartus_prj/LCD/LCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219767982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667219768144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667219768144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "609 " "Implemented 609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667219768224 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667219768224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "591 " "Implemented 591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667219768224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667219768224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667219768244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 20:36:08 2022 " "Processing ended: Mon Oct 31 20:36:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667219768244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667219768244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667219768244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219768244 ""}
