

================================================================
== Synthesis Summary Report of 'vectorProduct'
================================================================
+ General Information: 
    * Date:           Tue Mar 19 11:45:54 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lab4
    * Solution:       solution43 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |     Modules     | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |          |          |     |
    |     & Loops     | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ vectorProduct  |     -|  0.39|       55|  550.000|         -|       56|     -|        no|     -|  6 (7%)|  635 (1%)|  291 (1%)|    -|
    | o repete        |     -|  7.30|       53|  530.000|         5|        1|    50|       yes|     -|       -|         -|         -|    -|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| va_address0 | out       | 7        |
| va_address1 | out       | 7        |
| va_q0       | in        | 32       |
| va_q1       | in        | 32       |
| vb_address0 | out       | 7        |
| vb_address1 | out       | 7        |
| vb_q0       | in        | 32       |
| vb_q1       | in        | 32       |
+-------------+-----------+----------+

* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| va       | in        | int*     |
| vb       | in        | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| va       | va_address0  | port    | offset   |
| va       | va_ce0       | port    |          |
| va       | va_q0        | port    |          |
| va       | va_address1  | port    | offset   |
| va       | va_ce1       | port    |          |
| va       | va_q1        | port    |          |
| vb       | vb_address0  | port    | offset   |
| vb       | vb_ce0       | port    |          |
| vb       | vb_q0        | port    |          |
| vb       | vb_address1  | port    | offset   |
| vb       | vb_ce1       | port    |          |
| vb       | vb_q1        | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------+-----+--------+-----------+-----+--------+---------+
| + vectorProduct         | 6   |        |           |     |        |         |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln9   | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U2 | 3   |        | mul_ln9_1 | mul | auto   | 1       |
|   add_ln7_fu_145_p2     |     |        | add_ln7   | add | fabric | 0       |
+-------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+----------+-----------------------------------------------------------+
| Type   | Options  | Location                                                  |
+--------+----------+-----------------------------------------------------------+
| unroll | factor=2 | ../../labs/Lab4/Lab4/vectorProduct.cpp:8 in vectorproduct |
+--------+----------+-----------------------------------------------------------+


