{"hands_on_practices": [{"introduction": "This first exercise is a foundational task in digital design: creating a counter that follows a specific mathematical rule rather than a simple binary count. By implementing an arithmetic sequence using T-type flip-flops, you will practice the complete design cycle, from the state transition diagram to the final logic equations. This practice solidifies the core process of translating a required sequence into a hardware implementation. [@problem_id:1928454]", "problem": "Design a synchronous 3-bit counter that cycles through a specific sequence. The counter state is represented by three bits, $Q_2 Q_1 Q_0$, where $Q_2$ is the Most Significant Bit (MSB) and $Q_0$ is the Least Significant Bit (LSB). The decimal value of the state is given by $S = 4Q_2 + 2Q_1 + Q_0$.\n\nThe counter should follow the arithmetic sequence defined by the recurrence relation $S_{n+1} = (S_n + 3) \\pmod 8$, starting from an initial state of $S_0 = 0$. The counter is to be implemented using three positive edge-triggered T-type flip-flops, one for each state bit $Q_2, Q_1,$ and $Q_0$.\n\nDetermine the simplified Sum-of-Products (SOP) boolean expressions for the inputs $T_2, T_1$, and $T_0$ of the flip-flops in terms of the current state variables $Q_2, Q_1$, and $Q_0$. Select the correct set of expressions from the options below. Note that a prime (e.g., $Q'$) denotes the logical NOT operation, a `+` symbol denotes the logical OR operation, and juxtaposition (e.g., $AB$) denotes the logical AND operation.\n\nA. $T_2 = Q_1 Q_0$; $T_1 = Q_0$; $T_0 = 1$\n\nB. $T_2 = Q_2' Q_1 + Q_0$; $T_1 = Q_0'$; $T_0 = 1$\n\nC. $T_2 = Q_1 + Q_0$; $T_1 = Q_0'$; $T_0 = 1$\n\nD. $T_2 = Q_1 + Q_2 Q_0$; $T_1 = Q_0'$; $T_0 = 1$\n\nE. $T_2 = 1$; $T_1 = Q_1'$; $T_0 = Q_0'$", "solution": "We are to design a synchronous 3-bit counter over states with decimal value $S=4Q_{2}+2Q_{1}+Q_{0}$ that follows $S_{n+1}=(S_{n}+3)\\pmod 8$, starting from $S_{0}=0$. The implementation uses T-type flip-flops, with the characteristic relation for each bit $Q_{i}$ given by the excitation equation\n$$\nT_{i}=Q_{i}\\oplus Q_{i}^{+},\n$$\nwhere $Q_{i}^{+}$ denotes the next value of $Q_{i}$.\n\nFirst, list the state transitions implied by $S_{n+1}=(S_{n}+3)\\pmod 8$. Enumerating the sequence from $S_{0}=0$ yields\n$$\n0\\to 3\\to 6\\to 1\\to 4\\to 7\\to 2\\to 5\\to 0,\n$$\nwhich in binary $(Q_{2}Q_{1}Q_{0})$ gives\n$$\n000\\to 011\\to 110\\to 001\\to 100\\to 111\\to 010\\to 101\\to 000.\n$$\nUsing $T_{i}=Q_{i}\\oplus Q_{i}^{+}$ for each transition:\n\n- For $000\\to 011$: $T_{2}=0\\oplus 0=0$, $T_{1}=0\\oplus 1=1$, $T_{0}=0\\oplus 1=1$.\n- For $011\\to 110$: $T_{2}=0\\oplus 1=1$, $T_{1}=1\\oplus 1=0$, $T_{0}=1\\oplus 0=1$.\n- For $110\\to 001$: $T_{2}=1\\oplus 0=1$, $T_{1}=1\\oplus 0=1$, $T_{0}=0\\oplus 1=1$.\n- For $001\\to 100$: $T_{2}=0\\oplus 1=1$, $T_{1}=0\\oplus 0=0$, $T_{0}=1\\oplus 0=1$.\n- For $100\\to 111$: $T_{2}=1\\oplus 1=0$, $T_{1}=0\\oplus 1=1$, $T_{0}=0\\oplus 1=1$.\n- For $111\\to 010$: $T_{2}=1\\oplus 0=1$, $T_{1}=1\\oplus 1=0$, $T_{0}=1\\oplus 0=1$.\n- For $010\\to 101$: $T_{2}=0\\oplus 1=1$, $T_{1}=1\\oplus 0=1$, $T_{0}=0\\oplus 1=1$.\n- For $101\\to 000$: $T_{2}=1\\oplus 0=1$, $T_{1}=0\\oplus 0=0$, $T_{0}=1\\oplus 0=1$.\n\nFrom these eight cases:\n- $T_{0}=1$ in every case, hence $T_{0}=1$.\n- $T_{1}=1$ exactly when $Q_{0}=0$ and $T_{1}=0$ when $Q_{0}=1$, hence $T_{1}=Q_{0}'$.\n- $T_{2}=0$ only when $(Q_{1},Q_{0})=(0,0)$ and $T_{2}=1$ otherwise, which simplifies to the SOP\n$$\nT_{2}=Q_{1}+Q_{0}.\n$$\n\nTherefore, the simplified SOP expressions are $T_{2}=Q_{1}+Q_{0}$, $T_{1}=Q_{0}'$, and $T_{0}=1$, which corresponds to option C.", "answer": "$$\\boxed{C}$$", "id": "1928454"}, {"introduction": "Real-world circuits can be affected by noise, potentially landing them in an unintended state. This practice introduces the crucial concept of self-correcting design, ensuring the counter reliably returns to its intended sequence. You will use JK-type flip-flops, whose flexible excitation requirements are well-suited for optimizing the necessary logic to handle these unused states. [@problem_id:1928465]", "problem": "A specialized digital control module requires a counter that cycles through a non-standard three-state sequence. Your task is to design this synchronous sequential circuit. The state of the counter is represented by two bits, $Q_1$ for the Most Significant Bit (MSB) and $Q_0$ for the Least Significant Bit (LSB). The circuit must cycle through the decimal integer sequence $0 \\rightarrow 1 \\rightarrow 3 \\rightarrow 0$ and repeat. The design will be implemented using two JK-type flip-flops, one for each bit of the state.\n\nDetermine the correct set of simplified Boolean logic expressions for the flip-flop inputs ($J_1, K_1, J_0, K_0$) required to produce this sequence. The expressions should be in terms of the state variables $Q_1$ and $Q_0$. The logic should also ensure that if the counter accidentally enters any unused state, it will return to the main sequence on the next clock pulse (i.e., the design must be self-correcting).\n\nSelect the correct set of equations from the options below.\n\nA. $J_1 = Q_0$, $K_1 = Q_1$, $J_0 = \\overline{Q_1}$, $K_0 = Q_1$\n\nB. $J_1 = Q_0$, $K_1 = Q_0$, $J_0 = \\overline{Q_1}$, $K_0 = Q_1$\n\nC. $J_1 = Q_0$, $K_1 = Q_1$, $J_0 = \\overline{Q_1}\\overline{Q_0}$, $K_0 = Q_1 Q_0$\n\nD. $J_1 = \\overline{Q_1}$, $K_1 = Q_1$, $J_0 = Q_0$, $K_0 = Q_1$\n\nE. $J_1 = 1$, $K_1 = 1$, $J_0 = \\overline{Q_1}$, $K_0 = \\overline{Q_1}$", "solution": "We are to implement the synchronous three-state sequence of states $00 \\rightarrow 01 \\rightarrow 11 \\rightarrow 00$ using two JK flip-flops with state bits $(Q_{1}, Q_{0})$ and ensure self-correction from the unused state $10$. For a JK flip-flop, the excitation requirements for a single bit are:\n- $0 \\rightarrow 0$: $J=0$, $K$ is don't care.\n- $0 \\rightarrow 1$: $J=1$, $K$ is don't care.\n- $1 \\rightarrow 0$: $J$ is don't care, $K=1$.\n- $1 \\rightarrow 1$: $J$ is don't care, $K=0$.\n\nFirst, write the required next-state transitions for each defined state, and choose a self-correcting next state for the unused state $10$ (sending it to $00$):\n- From $00$: next is $01$, so $Q_{1}: 0 \\rightarrow 0$, $Q_{0}: 0 \\rightarrow 1$.\n- From $01$: next is $11$, so $Q_{1}: 0 \\rightarrow 1$, $Q_{0}: 1 \\rightarrow 1$.\n- From $11$: next is $00$, so $Q_{1}: 1 \\rightarrow 0$, $Q_{0}: 1 \\rightarrow 0$.\n- From $10$ (unused, chosen to self-correct): next is $00$, so $Q_{1}: 1 \\rightarrow 0$, $Q_{0}: 0 \\rightarrow 0$.\n\nUsing the excitation requirements:\n\nFor $Q_{1}$:\n- At $00$: $0 \\rightarrow 0$ gives $J_{1}=0$, $K_{1}$ is don't care.\n- At $01$: $0 \\rightarrow 1$ gives $J_{1}=1$, $K_{1}$ is don't care.\n- At $11$: $1 \\rightarrow 0$ gives $J_{1}$ is don't care, $K_{1}=1$.\n- At $10$: $1 \\rightarrow 0$ gives $J_{1}$ is don't care, $K_{1}=1$.\n\nMinimizing over present state variables $(Q_{1}, Q_{0})$:\n- $J_{1}$ is required to be $1$ only at $01$ and is don't care at $11$ and $10$, hence the simplest is $J_{1} = Q_{0}$.\n- $K_{1}$ is required to be $1$ at $11$ and $10$, and don't care at $00$ and $01$, so the simplest is $K_{1} = Q_{1}$.\n\nFor $Q_{0}$:\n- At $00$: $0 \\rightarrow 1$ gives $J_{0}=1$, $K_{0}$ is don't care.\n- At $01$: $1 \\rightarrow 1$ gives $J_{0}$ is don't care, $K_{0}=0$.\n- At $11$: $1 \\rightarrow 0$ gives $J_{0}$ is don't care, $K_{0}=1$.\n- At $10$: $0 \\rightarrow 0$ gives $J_{0}=0$, $K_{0}$ is don't care.\n\nMinimizing:\n- $J_{0}$ must be $1$ when $Q_{1}=0$ at $00$ and may also be $1$ at $01$ (which still yields $Q_{0}^{+}=1$), and must be $0$ when $Q_{1}=1$ at $10$. The simplest expression is $J_{0} = \\overline{Q_{1}}$.\n- $K_{0}$ must be $1$ when $Q_{1}=1$ at $11$ and may also be $1$ at $10$ (which still yields $Q_{0}^{+}=0$), and must be $0$ when $Q_{1}=0$ at $01$. The simplest expression is $K_{0} = Q_{1}$.\n\nThus the simplified input equations are\n$$J_{1} = Q_{0},\\quad K_{1} = Q_{1},\\quad J_{0} = \\overline{Q_{1}},\\quad K_{0} = Q_{1}.$$\n\nVerification of state evolution and self-correction:\n- From $00$: $J_{1}=0$, $K_{1}=0$ gives $Q_{1}^{+}=0$; $J_{0}=1$, $K_{0}=0$ gives $Q_{0}^{+}=1$; hence $00 \\rightarrow 01$.\n- From $01$: $J_{1}=1$, $K_{1}=0$ gives $Q_{1}^{+}=1$; $J_{0}=1$, $K_{0}=0$ gives $Q_{0}^{+}=1$; hence $01 \\rightarrow 11$.\n- From $11$: $J_{1}=1$, $K_{1}=1$ toggles $Q_{1}^{+}=0$; $J_{0}=0$, $K_{0}=1$ resets $Q_{0}^{+}=0$; hence $11 \\rightarrow 00$.\n- From $10$ (unused): $J_{1}=0$, $K_{1}=1$ resets $Q_{1}^{+}=0$; $J_{0}=0$, $K_{0}=1$ resets $Q_{0}^{+}=0$; hence $10 \\rightarrow 00$, returning to the main loop in one clock.\n\nThese match option A.", "answer": "$$\\boxed{A}$$", "id": "1928465"}, {"introduction": "Counters often need to do more than just cycle through a fixed sequence; their behavior must adapt to external signals. This exercise demonstrates how to incorporate a control input that modifies the counter's operation, in this case, making it \"stutter\" or hold its state. Working with D-type flip-flops, you will learn to design state machines whose transitions depend on both the current state and external inputs, a common requirement in complex digital systems. [@problem_id:1928444]", "problem": "A synchronous 3-bit counter is to be designed using positive-edge-triggered D-type flip-flops. The state of the counter is represented by the bits $Q_2, Q_1, Q_0$, where $Q_2$ is the most significant bit. The counter has a single control input, $S$.\n\nThe behavior of the counter is as follows:\n- When the input $S$ is low (0), the counter cycles through the sequence of states $1 \\rightarrow 2 \\rightarrow 4 \\rightarrow 1 \\rightarrow \\dots$ (in decimal). The transition to the next state in the sequence occurs on each rising clock edge.\n- When the input $S$ is high (1), the counter \"stutters\": it holds its current state for the next clock cycle. This means if the counter is in a valid state from the sequence, it will remain in that same state after the next rising clock edge.\n\nThe flip-flop inputs are labeled $D_2, D_1, D_0$, corresponding to the state bits $Q_2, Q_1, Q_0$. Any state not in the specified sequence (0, 3, 5, 6, 7) is considered an unused state. For the purpose of logic simplification, the next state for any unused current state can be treated as a \"don't care\" condition.\n\nWhich of the following sets of simplified Sum-of-Products (SOP) expressions correctly defines the inputs $D_2, D_1, D_0$ for the flip-flops? In the expressions, a variable followed by a prime (e.g., $Q'$) denotes its logical NOT.\n\nA.\n$D_2 = S'Q_2'Q_1Q_0' + SQ_2Q_1'Q_0'$\n$D_1 = S'Q_2'Q_1'Q_0 + SQ_2'Q_1Q_0'$\n$D_0 = S'Q_2Q_1'Q_0' + SQ_2'Q_1'Q_0$\n\nB.\n$D_2 = SQ_2'Q_1 + S'Q_2$\n$D_1 = SQ_2'Q_0 + S'Q_2'Q_1$\n$D_0 = SQ_2 + S'Q_2'Q_1'$\n\nC.\n$D_2 = S'Q_2'Q_1 + SQ_2$\n$D_1 = S'Q_2'Q_0 + SQ_2'Q_1$\n$D_0 = S'Q_2 + SQ_2'Q_1'$\n\nD.\n$D_2 = S'Q_2'Q_1 + SQ_2$\n$D_1 = S'Q_2'Q_0 + SQ_2'Q_1$\n$D_0 = SQ_2'Q_1'$", "solution": "We use positive-edge-triggered D flip-flops, so for each bit $i \\in \\{2,1,0\\}$ the input $D_{i}$ must equal the next-state value $Q_{i}^{+}$ expressed as a Boolean function of the current state $(Q_{2},Q_{1},Q_{0})$ and the control input $S$:\n$$\nD_{i} = Q_{i}^{+} = f_{i}(S,Q_{2},Q_{1},Q_{0}).\n$$\nThe valid states are $001$ (decimal $1$), $010$ (decimal $2$), and $100$ (decimal $4$). Unused states $\\{000,011,101,110,111\\}$ are treated as do not care for simplification. The specified behavior is:\n- If $S=0$: $001 \\rightarrow 010$, $010 \\rightarrow 100$, $100 \\rightarrow 001$.\n- If $S=1$: stutter (hold), so $Q^{+} = Q$ for the valid states.\n\nWe tabulate the required next-state bits for the valid states:\n- For $Q=001$: if $S=0$, $Q^{+}=010$ so $(D_{2},D_{1},D_{0})=(0,1,0)$; if $S=1$, $Q^{+}=001$ so $(0,0,1)$.\n- For $Q=010$: if $S=0$, $Q^{+}=100$ so $(1,0,0)$; if $S=1$, $Q^{+}=010$ so $(0,1,0)$.\n- For $Q=100$: if $S=0$, $Q^{+}=001$ so $(0,0,1)$; if $S=1$, $Q^{+}=100$ so $(1,0,0)$.\n\nFrom these, we write the on-sets for each $D_{i}$ and simplify using the do not cares.\n\nFor $D_{2}$, the ones occur at:\n- $(S,Q_{2},Q_{1},Q_{0})=(0,0,1,0)$ from $010 \\xrightarrow{S=0} 100$,\n- $(S,Q_{2},Q_{1},Q_{0})=(1,1,0,0)$ from $100 \\xrightarrow{S=1} 100$.\nWith do not cares, the implicants simplify to\n$$\nD_{2} = S'Q_{2}'Q_{1} + SQ_{2}.\n$$\n\nFor $D_{1}$, the ones occur at:\n- $(S,Q_{2},Q_{1},Q_{0})=(0,0,0,1)$ from $001 \\xrightarrow{S=0} 010$,\n- $(S,Q_{2},Q_{1},Q_{0})=(1,0,1,0)$ from $010 \\xrightarrow{S=1} 010$.\nWith do not cares, the implicants simplify to\n$$\nD_{1} = S'Q_{2}'Q_{0} + SQ_{2}'Q_{1}.\n$$\n\nFor $D_{0}$, the ones occur at:\n- $(S,Q_{2},Q_{1},Q_{0})=(0,1,0,0)$ from $100 \\xrightarrow{S=0} 001$,\n- $(S,Q_{2},Q_{1},Q_{0})=(1,0,0,1)$ from $001 \\xrightarrow{S=1} 001$.\nWith do not cares, the implicants simplify to\n$$\nD_{0} = S'Q_{2} + SQ_{2}'Q_{1}'.\n$$\n\nComparing with the provided options, these match exactly the expressions in option C:\n$$\nD_{2} = S'Q_{2}'Q_{1} + SQ_{2},\\quad\nD_{1} = S'Q_{2}'Q_{0} + SQ_{2}'Q_{1},\\quad\nD_{0} = S'Q_{2} + SQ_{2}'Q_{1}'.\n$$\nTherefore, the correct choice is C.", "answer": "$$\\boxed{C}$$", "id": "1928444"}]}