// Seed: 3662666472
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_2(
      id_1
  );
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  supply0 id_3 = 1;
  wire id_4;
  module_0(
      id_3, id_3, id_4
  );
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  always id_2 <= 1 != 1;
  reg id_3;
  initial begin
    id_3 <= 1'b0;
  end
endmodule
