// Seed: 2297702312
module module_0 (
    output supply0 id_0,
    input  supply0 id_1,
    input  uwire   id_2,
    input  supply1 id_3,
    input  supply0 id_4
);
  assign id_0 = {1, id_4};
  wire id_6;
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input wire id_2
    , id_12,
    output tri0 id_3,
    output supply0 id_4,
    output uwire id_5,
    input wire id_6,
    input wor id_7,
    input wand id_8,
    input logic id_9,
    output wire id_10
);
  initial id_1 <= id_9;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_8,
      id_8,
      id_6
  );
endmodule
