<module name="EDM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EDM_IAR_ADD" acronym="EDM_IAR_ADD" offset="0x20" width="32" description="Indirect Register Acces">
    <bitfield id="RBEND" width="1" begin="31" end="31" resetval="0" description="A one results the Breakpoint End(BEND) status. A zero causes no action." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RREND" width="1" begin="21" end="21" resetval="0" description="A one resets the RTOSS Int (AINT) End (RREND) status. A zero causes no action" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="20" end="10" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ADRS" width="10" begin="9" end="0" resetval="0x000" description="This 10-bit value creates the indirect register address." range="" rwaccess="RW"/>
  </register>
  <register id="EDM_IAR_DAT" acronym="EDM_IAR_DAT" offset="0x24" width="32" description="">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="Read: Indirectly Addressable Register Read Data. Write: Indirectly Addressable Register Write Data." range="" rwaccess="RW"/>
  </register>
  <register id="EDM_DP_EVT" acronym="EDM_DP_EVT" offset="0x28" width="32" description="">
    <bitfield id="CEE" width="4" begin="31" end="28" resetval="0x0" description="Reserved for Extra Events" range="" rwaccess="RW"/>
    <bitfield id="CSE" width="4" begin="27" end="24" resetval="0x0" description="State Events" range="" rwaccess="RW"/>
    <bitfield id="CCE" width="4" begin="23" end="20" resetval="0x0" description="Counter Events" range="" rwaccess="RW"/>
    <bitfield id="CAE" width="4" begin="19" end="16" resetval="0x0" description="Auxiliary Events" range="" rwaccess="RW"/>
    <bitfield id="CBE" width="16" begin="15" end="0" resetval="0x0000" description="Bus Events" range="" rwaccess="RW"/>
  </register>
  <register id="EDM_DP_PID" acronym="EDM_DP_PID" offset="0x2C" width="32" description="">
    <bitfield id="DP_AOWN" width="1" begin="31" end="31" resetval="0" description="Ownership" range="" rwaccess="RW">
      <bitenum value="0" id="Debug_owned" token="DP_AOWN_0" description="Debug owned"/>
      <bitenum value="1" id="Application_owned" token="DP_AOWN_1" description="Application owned"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="REVISION" width="14" begin="15" end="2" resetval="0x- TI internal data" description="Revision ID" range="" rwaccess="R"/>
    <bitfield id="DP_STATE" width="2" begin="1" end="0" resetval="0x0" description="State" range="" rwaccess="RW">
      <bitenum value="0" id="AVAIL_state" token="DP_STATE_0" description="AVAIL state"/>
      <bitenum value="1" id="APP_CLAIMor_DBG_CLAIM" token="DP_STATE_1" description="APP CLAIMor DBG CLAIM"/>
      <bitenum value="2" id="APP_ENA_or_DBG_ENA" token="DP_STATE_2" description="APP ENA or DBG ENA"/>
    </bitfield>
  </register>
  <register id="EDM_DP_PC" acronym="EDM_DP_PC" offset="0x30" width="32" description="">
    <bitfield id="CPC" width="32" begin="31" end="0" resetval="0x0000 0000" description="Current CPU PC" range="" rwaccess="R"/>
  </register>
</module>
