design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/piotro/caravel_user_project/openlane/dcache,dcache,23_11_07_16_07,flow completed,0h14m43s0ms,0h5m45s0ms,6729.059829059829,9.36,3364.5299145299145,29.51,-1,1806.16,24767,0,0,0,0,0,0,0,14,14,0,-1,-1,2741283,263038,-32.56,-1,-1,-1,-1,-1689.84,-1,-1,-1,-1,3926919941.0,0.0,39.14,68.92,2.16,-1,37.06,7494,13961,185,6492,0,0,0,13100,61,191,18,108,899,32,0,5521,5539,5528,11,30216,14614,33279,54780,31492,164381,2240372.8256000006,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,25.0,40.0,24,1,50,153.18,153.6,0.3,0,10,0.3,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
