Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 19:58:16 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_26_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.061ns (30.358%)  route 2.434ns (69.642%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 6.459 - 4.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.921ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.836ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=48206, routed)       2.144     3.095    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X116Y429       FDCE                                         r  Delay1No16_instance/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y429       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.174 r  Delay1No16_instance/Y_reg[19]/Q
                         net (fo=4, routed)           0.695     3.869    Delay1No16_instance/Q[19]
    SLICE_X126Y427       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.018 r  Delay1No16_instance/geqOp_carry__0_i_15__4/O
                         net (fo=1, routed)           0.016     4.034    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X126Y427       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.224 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.250    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y428       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.302 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.360     4.662    Delay1No17_instance/CO[0]
    SLICE_X123Y427       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     4.772 f  Delay1No17_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.208     4.980    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X123Y427       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.079 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.090     5.169    Delay1No16_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X123Y426       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.266 r  Delay1No16_instance/shiftedFracY_d1[45]_i_4__4/O
                         net (fo=31, routed)          0.423     5.689    Delay1No17_instance/Y_reg[23]_0
    SLICE_X127Y429       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.779 r  Delay1No17_instance/shiftedFracY_d1[36]_i_2__4/O
                         net (fo=4, routed)           0.300     6.079    Delay1No16_instance/level2[7]
    SLICE_X125Y429       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     6.175 r  Delay1No16_instance/shiftedFracY_d1[36]_i_1__4/O
                         net (fo=2, routed)           0.267     6.442    Delay1No16_instance/level4__0[4]
    SLICE_X127Y430       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.541 r  Delay1No16_instance/shiftedFracY_d1[20]_i_1__4/O
                         net (fo=1, routed)           0.049     6.590    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X127Y430       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=48206, routed)       1.799     6.459    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y430       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.436     6.894    
                         clock uncertainty           -0.035     6.859    
    SLICE_X127Y430       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.884    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  0.294    




