<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGOSLSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">DBGOSLSR, Debug OS Lock Status Register</h1><p>The DBGOSLSR characteristics are:</p><h2>Purpose</h2>
        <p>Provides status information for the OS Lock.</p>
      <h2>Configuration</h2><p>AArch32 System register DBGOSLSR bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-oslsr_el1.html">OSLSR_EL1[31:0]
            </a>.
          </p>
        <p>The OS Lock status is also visible in the external debug interface through EDPRSR.</p>
      <p>
                Some or all RW fields of this register have defined reset values.
                
        These apply
      
                  only if the PE resets into an Exception level that is using AArch32.
                
                Otherwise,
                
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
            <p>DBGOSLSR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The DBGOSLSR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="28"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#OSLM1_3">OSLM[1]</a></td><td class="lr" colspan="1"><a href="#nTT_2">nTT</a></td><td class="lr" colspan="1"><a href="#OSLK_1">OSLK</a></td><td class="lr" colspan="1"><a href="#OSLM0_0">OSLM[0]</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:4]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="OSLM1_3">OSLM[1], bit [3]
              </h4>
          
  <p>This field is bit[1] of OSLM[1:0].</p>
<p>OS lock model implemented. Identifies the form of OS save and restore mechanism implemented.</p>

        <table class="valuetable"><tr><th>OSLM</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>OS Lock not implemented.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>OS Lock implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved. In an Armv8 implementation the value <span class="binarynumber">0b00</span> is not permitted.</p>
<p>The OSLM field is split as follows:</p>
<ul>
<li>OSLM[1] is DBGOSLSR[3].
</li><li>OSLM[0] is DBGOSLSR[0].
</li></ul>

            <h4 id="nTT_2">nTT, bit [2]
              </h4>
          
  <p>Not 32-bit access. This bit is always RAZ. It indicates that a 32-bit access is needed to write the key to the OS Lock Access Register.</p>

        <h4 id="OSLK_1">OSLK, bit [1]
              </h4>
          
  <p>OS Lock Status. The possible values are:</p>

        <table class="valuetable"><tr><th>OSLK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>OS Lock unlocked.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>OS Lock locked.</p>
</td></tr></table>
              
  <p>The OS Lock is locked and unlocked by writing to the OS Lock Access Register.</p>

            <p>The following resets apply:</p><ul><li><p>On a Cold reset, this field resets to <span class="binarynumber">1</span>.
</p></li><li><p>On a Warm reset, the value of this field is unchanged.</p></li></ul><h4 id="OSLM0_0">OSLM[0], bit [0]
              </h4>
          
  <p>This field is bit[0] of OSLM[1:0].</p>
<p>See OSLM[1] for the field description.</p>

        <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the DBGOSLSR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1110</td><td>0b000</td><td>0b0001</td><td>0b0001</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.&lt;TDE,TDOSA&gt; != '00' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.&lt;TDE,TDOSA&gt; != '00' then
        AArch32.TakeHypTrapException(0x05);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDOSA == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        return DBGOSLSR;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDOSA == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        return DBGOSLSR;
elsif PSTATE.EL == EL3 then
    return DBGOSLSR;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
