<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p374" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_374{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_374{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_374{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_374{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t5_374{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t6_374{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t7_374{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_374{left:69px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t9_374{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_374{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#tb_374{left:747px;bottom:979px;letter-spacing:-0.13px;word-spacing:-0.72px;}
#tc_374{left:837px;bottom:979px;letter-spacing:-0.1px;}
#td_374{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_374{left:69px;bottom:920px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tf_374{left:165px;bottom:920px;letter-spacing:-0.13px;}
#tg_374{left:69px;bottom:896px;}
#th_374{left:85px;bottom:896px;}
#ti_374{left:107px;bottom:896px;letter-spacing:-0.15px;}
#tj_374{left:69px;bottom:862px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#tk_374{left:234px;bottom:862px;}
#tl_374{left:253px;bottom:862px;letter-spacing:-0.16px;}
#tm_374{left:96px;bottom:846px;}
#tn_374{left:113px;bottom:846px;}
#to_374{left:135px;bottom:846px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tp_374{left:69px;bottom:812px;letter-spacing:-0.15px;}
#tq_374{left:127px;bottom:812px;}
#tr_374{left:148px;bottom:812px;}
#ts_374{left:69px;bottom:795px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tt_374{left:127px;bottom:795px;}
#tu_374{left:148px;bottom:795px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#tv_374{left:69px;bottom:778px;}
#tw_374{left:96px;bottom:762px;letter-spacing:-0.15px;}
#tx_374{left:154px;bottom:762px;}
#ty_374{left:176px;bottom:762px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tz_374{left:69px;bottom:745px;}
#t10_374{left:69px;bottom:711px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t11_374{left:96px;bottom:694px;letter-spacing:-0.17px;}
#t12_374{left:69px;bottom:677px;letter-spacing:-0.18px;}
#t13_374{left:96px;bottom:661px;letter-spacing:-0.18px;}
#t14_374{left:69px;bottom:602px;letter-spacing:0.14px;}
#t15_374{left:151px;bottom:602px;letter-spacing:0.16px;word-spacing:0.01px;}
#t16_374{left:69px;bottom:578px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#t17_374{left:69px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t18_374{left:69px;bottom:545px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t19_374{left:69px;bottom:528px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_374{left:69px;bottom:511px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1b_374{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1c_374{left:69px;bottom:470px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1d_374{left:69px;bottom:428px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1e_374{left:165px;bottom:428px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1f_374{left:69px;bottom:403px;letter-spacing:-0.15px;}
#t1g_374{left:110px;bottom:403px;letter-spacing:-0.15px;}
#t1h_374{left:275px;bottom:403px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1i_374{left:69px;bottom:385px;letter-spacing:-0.15px;}
#t1j_374{left:110px;bottom:385px;letter-spacing:-0.15px;}
#t1k_374{left:275px;bottom:385px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1l_374{left:69px;bottom:367px;letter-spacing:-0.15px;}
#t1m_374{left:110px;bottom:367px;letter-spacing:-0.15px;}
#t1n_374{left:275px;bottom:367px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1o_374{left:69px;bottom:348px;letter-spacing:-0.15px;}
#t1p_374{left:110px;bottom:348px;letter-spacing:-0.15px;}
#t1q_374{left:275px;bottom:348px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1r_374{left:69px;bottom:330px;letter-spacing:-0.17px;word-spacing:8.16px;}
#t1s_374{left:69px;bottom:312px;letter-spacing:-0.15px;}
#t1t_374{left:110px;bottom:312px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1u_374{left:275px;bottom:312px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1v_374{left:69px;bottom:293px;letter-spacing:-0.15px;}
#t1w_374{left:110px;bottom:293px;letter-spacing:-0.15px;}
#t1x_374{left:275px;bottom:293px;letter-spacing:-0.16px;}
#t1y_374{left:69px;bottom:275px;letter-spacing:-0.15px;}
#t1z_374{left:110px;bottom:275px;letter-spacing:-0.15px;}
#t20_374{left:275px;bottom:275px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t21_374{left:69px;bottom:257px;letter-spacing:-0.15px;}
#t22_374{left:110px;bottom:257px;letter-spacing:-0.15px;}
#t23_374{left:275px;bottom:257px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t24_374{left:69px;bottom:238px;letter-spacing:-0.17px;}
#t25_374{left:267px;bottom:238px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t26_374{left:69px;bottom:197px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t27_374{left:408px;bottom:197px;letter-spacing:-0.13px;}
#t28_374{left:460px;bottom:197px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t29_374{left:69px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t2a_374{left:69px;bottom:163px;letter-spacing:-0.17px;word-spacing:-1px;}
#t2b_374{left:69px;bottom:147px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t2c_374{left:69px;bottom:122px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_374{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_374{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_374{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_374{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s5_374{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_374{font-size:14px;font-family:CourierNew_3el;color:#000;}
.s7_374{font-size:14px;font-family:Symbol_3ef;color:#000;}
.s8_374{font-size:14px;font-family:Verdana_3ei;color:#000;}
.s9_374{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts374" type="text/css" >

@font-face {
	font-family: CourierNew_3el;
	src: url("fonts/CourierNew_3el.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

@font-face {
	font-family: Verdana_3ei;
	src: url("fonts/Verdana_3ei.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg374Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg374" style="-webkit-user-select: none;"><object width="935" height="1210" data="374/374.svg" type="image/svg+xml" id="pdf374" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_374" class="t s1_374">10-34 </span><span id="t2_374" class="t s1_374">Vol. 3A </span>
<span id="t3_374" class="t s2_374">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_374" class="t s3_374">unsigned DWORD (32-bit) checksum of the microcode update. Even though some fields are signed, the checksum </span>
<span id="t5_374" class="t s3_374">procedure treats all DWORDs as unsigned. Microcode updates with a header version equal to 00000001H must sum </span>
<span id="t6_374" class="t s3_374">all DWORDs that comprise the microcode update. A valid checksum check will yield a value of 00000000H. Any </span>
<span id="t7_374" class="t s3_374">other value indicates the microcode update is corrupt and should not be loaded. </span>
<span id="t8_374" class="t s3_374">The checksum algorithm shown by the pseudo code in Example 10-7 treats the microcode update as an array of </span>
<span id="t9_374" class="t s3_374">unsigned DWORDs. If the data size DWORD field at byte offset 32 equals 00000000H, the size of the encrypted </span>
<span id="ta_374" class="t s3_374">data is 2000 bytes, resulting in 500 DWORDs. Otherwise the microcode update size in DWORDs = (</span><span id="tb_374" class="t s4_374">Total Size / 4</span><span id="tc_374" class="t s3_374">), </span>
<span id="td_374" class="t s3_374">where the total size is a multiple of 1024 bytes (1 KBytes). </span>
<span id="te_374" class="t s5_374">Example 10-7. </span><span id="tf_374" class="t s5_374">Pseudo Code Example of Checksum Test </span>
<span id="tg_374" class="t s6_374">N </span><span id="th_374" class="t s7_374">← </span><span id="ti_374" class="t s6_374">512 </span>
<span id="tj_374" class="t s6_374">If (Update.DataSize </span><span id="tk_374" class="t s8_374">≠ </span><span id="tl_374" class="t s6_374">00000000H) </span>
<span id="tm_374" class="t s6_374">N </span><span id="tn_374" class="t s7_374">← </span><span id="to_374" class="t s6_374">Update.TotalSize / 4 </span>
<span id="tp_374" class="t s6_374">ChkSum </span><span id="tq_374" class="t s7_374">← </span><span id="tr_374" class="t s6_374">0 </span>
<span id="ts_374" class="t s6_374">For (I </span><span id="tt_374" class="t s7_374">← </span><span id="tu_374" class="t s6_374">0; I &lt; N; I++) </span>
<span id="tv_374" class="t s6_374">{ </span>
<span id="tw_374" class="t s6_374">ChkSum </span><span id="tx_374" class="t s7_374">← </span><span id="ty_374" class="t s6_374">ChkSum + MicrocodeUpdate[I] </span>
<span id="tz_374" class="t s6_374">} </span>
<span id="t10_374" class="t s6_374">If (ChkSum = 00000000H) </span>
<span id="t11_374" class="t s6_374">Success </span>
<span id="t12_374" class="t s6_374">Else </span>
<span id="t13_374" class="t s6_374">Fail </span>
<span id="t14_374" class="t s9_374">10.11.6 </span><span id="t15_374" class="t s9_374">Microcode Update Loader </span>
<span id="t16_374" class="t s3_374">This section describes an update loader used to load an update into a P6 family or later processors. It also discusses </span>
<span id="t17_374" class="t s3_374">the requirements placed on the BIOS to ensure proper loading. The update loader described contains the minimal </span>
<span id="t18_374" class="t s3_374">instructions needed to load an update. The specific instruction sequence that is required to load an update is </span>
<span id="t19_374" class="t s3_374">dependent upon the loader revision field contained within the update header. This revision is expected to change </span>
<span id="t1a_374" class="t s3_374">infrequently (potentially, only when new processor models are introduced). </span>
<span id="t1b_374" class="t s3_374">Example 10-8 below represents the update loader with a loader revision of 00000001H. Note that the microcode </span>
<span id="t1c_374" class="t s3_374">update must be aligned on a 16-byte boundary and the size of the microcode update must be 1-KByte granular. </span>
<span id="t1d_374" class="t s5_374">Example 10-8. </span><span id="t1e_374" class="t s5_374">Assembly Code Example of Simple Microcode Update Loader </span>
<span id="t1f_374" class="t s6_374">mov </span><span id="t1g_374" class="t s6_374">ecx,79h </span><span id="t1h_374" class="t s6_374">; MSR to write in ECX </span>
<span id="t1i_374" class="t s6_374">xor </span><span id="t1j_374" class="t s6_374">eax,eax </span><span id="t1k_374" class="t s6_374">; clear EAX </span>
<span id="t1l_374" class="t s6_374">xor </span><span id="t1m_374" class="t s6_374">ebx,ebx </span><span id="t1n_374" class="t s6_374">; clear EBX </span>
<span id="t1o_374" class="t s6_374">mov </span><span id="t1p_374" class="t s6_374">ax,cs </span><span id="t1q_374" class="t s6_374">; Segment of microcode update </span>
<span id="t1r_374" class="t s6_374">shl eax,4 </span>
<span id="t1s_374" class="t s6_374">mov </span><span id="t1t_374" class="t s6_374">bx,offset Update </span><span id="t1u_374" class="t s6_374">; Offset of microcode update </span>
<span id="t1v_374" class="t s6_374">add </span><span id="t1w_374" class="t s6_374">eax,ebx </span><span id="t1x_374" class="t s6_374">; Linear Address of Update in EAX </span>
<span id="t1y_374" class="t s6_374">add </span><span id="t1z_374" class="t s6_374">eax,48d </span><span id="t20_374" class="t s6_374">; Offset of the Update Data within the Update </span>
<span id="t21_374" class="t s6_374">xor </span><span id="t22_374" class="t s6_374">edx,edx </span><span id="t23_374" class="t s6_374">; Zero in EDX </span>
<span id="t24_374" class="t s6_374">WRMSR </span><span id="t25_374" class="t s6_374">; microcode update trigger </span>
<span id="t26_374" class="t s3_374">The loader shown in Example 10-8 assumes that </span><span id="t27_374" class="t s4_374">update </span><span id="t28_374" class="t s3_374">is the address of a microcode update (header and data) </span>
<span id="t29_374" class="t s3_374">embedded within the code segment of the BIOS. It also assumes that the processor is operating in real mode. The </span>
<span id="t2a_374" class="t s3_374">data may reside anywhere in memory, aligned on a 16-byte boundary, that is accessible by the processor within its </span>
<span id="t2b_374" class="t s3_374">current operating mode. </span>
<span id="t2c_374" class="t s3_374">Before the BIOS executes the microcode update trigger (WRMSR) instruction, the following must be true: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
