// Seed: 2119950763
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    output logic id_2,
    input  tri0  id_3,
    output wor   id_4
    , id_6
);
  always @* begin
    id_2 <= id_3 === id_6;
  end
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri id_7,
    input logic id_8,
    output logic id_9,
    output tri id_10,
    output tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    input tri0 id_14,
    input tri1 id_15,
    output wor id_16,
    output wor id_17
);
  always @(1 or id_14 == 1) if (1 && 1 == id_2) id_9 <= #id_14 id_8;
  module_0(
      id_4, id_16, id_9, id_2, id_11
  );
endmodule
