Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 29 22:27:26 2023
| Host         : DESKTOP-4OQQII8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.793        0.000                      0                36779        0.024        0.000                      0                36779        3.750        0.000                       0                 13783  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.793        0.000                      0                36683        0.024        0.000                      0                36683        3.750        0.000                       0                 13783  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.625        0.000                      0                   96        0.523        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 5.065ns (56.876%)  route 3.840ns (43.124%))
  Logic Levels:           26  (CARRY4=22 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       2.051     3.345    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    DSP48_X3Y48          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     3.779 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/P[25]
                         net (fo=2, routed)           1.555     5.333    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3_n_82
    SLICE_X94Y102        LUT3 (Prop_lut3_I1_O)        0.153     5.486 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_57__0/O
                         net (fo=2, routed)           0.708     6.194    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__2_4[3]
    SLICE_X94Y102        LUT4 (Prop_lut4_I3_O)        0.331     6.525 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_61__0/O
                         net (fo=1, routed)           0.000     6.525    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308_n_2571
    SLICE_X94Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.901 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0_n_2
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0_n_2
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0_n_2
    SLICE_X94Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.450 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_17__0/O[3]
                         net (fo=2, routed)           1.074     8.524    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_0[3]
    SLICE_X88Y103        LUT3 (Prop_lut3_I0_O)        0.336     8.860 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_3__0/O
                         net (fo=2, routed)           0.504     9.364    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg[4]_0[3]
    SLICE_X88Y103        LUT4 (Prop_lut4_I3_O)        0.327     9.691 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_7__0/O
                         net (fo=1, routed)           0.000     9.691    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308_n_2579
    SLICE_X88Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_1__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.206 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.206    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_1__0_n_2
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.320 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.320    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_1__0_n_2
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.434 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.434    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_1__0_n_2
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.548 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.548    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_1__0_n_2
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.662 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_1__0_n_2
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[97]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[97]_i_1__0_n_2
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0_n_2
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.004    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0_n_2
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.118    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0_n_2
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.232    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0_n_2
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0_n_2
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.460    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0_n_2
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.574    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0_n_2
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.688    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0_n_2
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.802    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0_n_2
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.916    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]_0[0]
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.250 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.250    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__5[139]
    SLICE_X88Y120        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.709    12.888    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    SLICE_X88Y120        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X88Y120        FDRE (Setup_fdre_C_D)        0.062    13.043    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 0.580ns (6.830%)  route 7.912ns (93.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.810     4.203    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.327 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/B_V_data_1_state[1]_i_1/O
                         net (fo=353, routed)         7.102    11.429    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n_0
    SLICE_X88Y24         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.546    12.726    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_clk
    SLICE_X88Y24         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[44]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X88Y24         FDRE (Setup_fdre_C_R)       -0.429    12.257    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[44]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 0.580ns (6.830%)  route 7.912ns (93.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.810     4.203    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.327 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/B_V_data_1_state[1]_i_1/O
                         net (fo=353, routed)         7.102    11.429    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n_0
    SLICE_X88Y24         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.546    12.726    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_clk
    SLICE_X88Y24         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[45]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X88Y24         FDRE (Setup_fdre_C_R)       -0.429    12.257    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[45]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.580ns (6.910%)  route 7.813ns (93.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.810     4.203    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.327 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/B_V_data_1_state[1]_i_1/O
                         net (fo=353, routed)         7.003    11.330    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n_0
    SLICE_X86Y18         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.553    12.733    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_clk
    SLICE_X86Y18         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[31]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X86Y18         FDRE (Setup_fdre_C_R)       -0.524    12.169    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[31]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 0.580ns (6.850%)  route 7.887ns (93.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.810     4.203    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.327 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/B_V_data_1_state[1]_i_1/O
                         net (fo=353, routed)         7.076    11.404    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n_0
    SLICE_X80Y18         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.552    12.731    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_clk
    SLICE_X80Y18         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[25]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X80Y18         FDRE (Setup_fdre_C_R)       -0.429    12.263    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_CS_fsm_reg[25]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 4.954ns (56.331%)  route 3.840ns (43.668%))
  Logic Levels:           26  (CARRY4=22 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       2.051     3.345    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    DSP48_X3Y48          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     3.779 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/P[25]
                         net (fo=2, routed)           1.555     5.333    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3_n_82
    SLICE_X94Y102        LUT3 (Prop_lut3_I1_O)        0.153     5.486 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_57__0/O
                         net (fo=2, routed)           0.708     6.194    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__2_4[3]
    SLICE_X94Y102        LUT4 (Prop_lut4_I3_O)        0.331     6.525 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_61__0/O
                         net (fo=1, routed)           0.000     6.525    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308_n_2571
    SLICE_X94Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.901 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0_n_2
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0_n_2
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0_n_2
    SLICE_X94Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.450 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_17__0/O[3]
                         net (fo=2, routed)           1.074     8.524    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_0[3]
    SLICE_X88Y103        LUT3 (Prop_lut3_I0_O)        0.336     8.860 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_3__0/O
                         net (fo=2, routed)           0.504     9.364    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg[4]_0[3]
    SLICE_X88Y103        LUT4 (Prop_lut4_I3_O)        0.327     9.691 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_7__0/O
                         net (fo=1, routed)           0.000     9.691    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308_n_2579
    SLICE_X88Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_1__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.206 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.206    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_1__0_n_2
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.320 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.320    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_1__0_n_2
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.434 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.434    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_1__0_n_2
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.548 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.548    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_1__0_n_2
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.662 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_1__0_n_2
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[97]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[97]_i_1__0_n_2
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0_n_2
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.004    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0_n_2
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.118    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0_n_2
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.232    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0_n_2
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0_n_2
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.460    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0_n_2
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.574    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0_n_2
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.688    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0_n_2
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.802    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0_n_2
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.916    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]_0[0]
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.139 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[139]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.139    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__5[138]
    SLICE_X88Y120        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.709    12.888    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    SLICE_X88Y120        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[138]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X88Y120        FDRE (Setup_fdre_C_D)        0.062    13.043    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[138]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 4.951ns (56.317%)  route 3.840ns (43.683%))
  Logic Levels:           25  (CARRY4=21 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       2.051     3.345    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    DSP48_X3Y48          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     3.779 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/P[25]
                         net (fo=2, routed)           1.555     5.333    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3_n_82
    SLICE_X94Y102        LUT3 (Prop_lut3_I1_O)        0.153     5.486 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_57__0/O
                         net (fo=2, routed)           0.708     6.194    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__2_4[3]
    SLICE_X94Y102        LUT4 (Prop_lut4_I3_O)        0.331     6.525 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_61__0/O
                         net (fo=1, routed)           0.000     6.525    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308_n_2571
    SLICE_X94Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.901 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0_n_2
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0_n_2
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0_n_2
    SLICE_X94Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.450 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_17__0/O[3]
                         net (fo=2, routed)           1.074     8.524    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_0[3]
    SLICE_X88Y103        LUT3 (Prop_lut3_I0_O)        0.336     8.860 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_3__0/O
                         net (fo=2, routed)           0.504     9.364    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg[4]_0[3]
    SLICE_X88Y103        LUT4 (Prop_lut4_I3_O)        0.327     9.691 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_7__0/O
                         net (fo=1, routed)           0.000     9.691    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308_n_2579
    SLICE_X88Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_1__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.206 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.206    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_1__0_n_2
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.320 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.320    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_1__0_n_2
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.434 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.434    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_1__0_n_2
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.548 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.548    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_1__0_n_2
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.662 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_1__0_n_2
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[97]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[97]_i_1__0_n_2
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0_n_2
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.004    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0_n_2
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.118    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0_n_2
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.232    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0_n_2
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0_n_2
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.460    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0_n_2
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.574    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0_n_2
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.688    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0_n_2
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.802    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0_n_2
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.136 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.136    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]_0[63]
    SLICE_X88Y119        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.709    12.888    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    SLICE_X88Y119        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[135]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)        0.062    13.043    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[135]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 4.930ns (56.212%)  route 3.840ns (43.788%))
  Logic Levels:           25  (CARRY4=21 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       2.051     3.345    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    DSP48_X3Y48          DSP48E1                                      r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     3.779 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3/P[25]
                         net (fo=2, routed)           1.555     5.333    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__3_n_82
    SLICE_X94Y102        LUT3 (Prop_lut3_I1_O)        0.153     5.486 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_57__0/O
                         net (fo=2, routed)           0.708     6.194    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg__2_4[3]
    SLICE_X94Y102        LUT4 (Prop_lut4_I3_O)        0.331     6.525 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_61__0/O
                         net (fo=1, routed)           0.000     6.525    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308_n_2571
    SLICE_X94Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.901 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_44__0_n_2
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_33__0_n_2
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_23__0_n_2
    SLICE_X94Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.450 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_17__0/O[3]
                         net (fo=2, routed)           1.074     8.524    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_0[3]
    SLICE_X88Y103        LUT3 (Prop_lut3_I0_O)        0.336     8.860 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_3__0/O
                         net (fo=2, routed)           0.504     9.364    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff1_reg[4]_0[3]
    SLICE_X88Y103        LUT4 (Prop_lut4_I3_O)        0.327     9.691 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2[73]_i_7__0/O
                         net (fo=1, routed)           0.000     9.691    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308_n_2579
    SLICE_X88Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.092 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[73]_i_1__0_n_2
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.206 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.206    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[77]_i_1__0_n_2
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.320 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.320    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[81]_i_1__0_n_2
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.434 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.434    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[85]_i_1__0_n_2
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.548 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.548    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[89]_i_1__0_n_2
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.662 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.662    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[93]_i_1__0_n_2
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[97]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.776    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[97]_i_1__0_n_2
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.890    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[101]_i_1__0_n_2
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.004    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[105]_i_1__0_n_2
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.118    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[109]_i_1__0_n_2
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.232    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[113]_i_1__0_n_2
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.346    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[117]_i_1__0_n_2
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.460    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[121]_i_1__0_n_2
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.574    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[125]_i_1__0_n_2
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.688    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[129]_i_1__0_n_2
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.802    design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[133]_i_1__0_n_2
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.115 r  design_1_i/clusterOp_0/inst/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.115    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]_0[65]
    SLICE_X88Y119        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.709    12.888    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/ap_clk
    SLICE_X88Y119        FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)        0.062    13.043    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff2_reg[137]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.810     4.203    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.327 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/B_V_data_1_state[1]_i_1/O
                         net (fo=353, routed)         7.036    11.364    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter2_reg_0
    SLICE_X95Y35         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.619    12.799    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_clk
    SLICE_X95Y35         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.115    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X95Y35         FDRE (Setup_fdre_C_R)       -0.429    12.330    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.810     4.203    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_rst_n
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.327 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/B_V_data_1_state[1]_i_1/O
                         net (fo=353, routed)         7.036    11.364    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter2_reg_0
    SLICE_X95Y35         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.619    12.799    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_clk
    SLICE_X95Y35         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.115    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X95Y35         FDRE (Setup_fdre_C_R)       -0.429    12.330    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  0.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.155%)  route 0.234ns (58.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.559     0.895    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y47         FDRE                                         r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[7]/Q
                         net (fo=1, routed)           0.234     1.293    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X46Y44         SRL16E                                       r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.829     1.195    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y44         SRL16E                                       r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.269    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.525%)  route 0.222ns (63.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.552     0.888    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/ap_clk
    SLICE_X53Y55         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_reg[6]/Q
                         net (fo=1, routed)           0.222     1.238    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875[6]
    SLICE_X46Y55         SRL16E                                       r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.824     1.190    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/ap_clk
    SLICE_X46Y55         SRL16E                                       r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[6]_srl4/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.211    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[6]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.834%)  route 0.229ns (64.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.552     0.888    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/ap_clk
    SLICE_X53Y55         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_reg[5]/Q
                         net (fo=1, routed)           0.229     1.245    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875[5]
    SLICE_X46Y55         SRL16E                                       r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.824     1.190    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/ap_clk
    SLICE_X46Y55         SRL16E                                       r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[5]_srl4/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.216    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_206/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[16]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.862%)  route 0.222ns (61.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.556     0.892    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/ap_clk
    SLICE_X47Y17         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[16]__1/Q
                         net (fo=1, routed)           0.222     1.254    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/buff2_reg__0_4[50]
    SLICE_X52Y17         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.817     1.183    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_clk
    SLICE_X52Y17         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[50]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.075     1.223    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.256ns (59.873%)  route 0.172ns (40.127%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.555     0.891    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y56         FDRE                                         r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[4]/Q
                         net (fo=3, routed)           0.172     1.203    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.248 r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[7]_i_9/O
                         net (fo=1, routed)           0.000     1.248    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[7]_i_9_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.318 r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.318    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[7]_i_1_n_7
    SLICE_X50Y56         FDRE                                         r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.820     1.186    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y56         FDRE                                         r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.134     1.285    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[6]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.941%)  route 0.221ns (61.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.557     0.893    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/ap_clk
    SLICE_X44Y16         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[6]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[6]__1/Q
                         net (fo=1, routed)           0.221     1.255    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/buff2_reg__0_4[40]
    SLICE_X51Y16         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.818     1.184    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_clk
    SLICE_X51Y16         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[40]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.072     1.221    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[7]__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.978%)  route 0.201ns (55.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.552     0.888    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/ap_clk
    SLICE_X46Y22         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[7]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[7]__2/Q
                         net (fo=1, routed)           0.201     1.252    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/buff2_reg__0_4[58]
    SLICE_X52Y18         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.816     1.182    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_clk
    SLICE_X52Y18         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[58]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.070     1.217    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[40]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.587%)  route 0.240ns (59.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.613     0.949    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_clk
    SLICE_X94Y43         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y43         FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_reg[40]/Q
                         net (fo=1, routed)           0.240     1.353    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875[40]
    SLICE_X96Y51         SRL16E                                       r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[40]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.878     1.244    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/ap_clk
    SLICE_X96Y51         SRL16E                                       r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[40]_srl4/CLK
                         clock pessimism             -0.030     1.214    
    SLICE_X96Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.316    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/f_x_msb_3_V_reg_875_pp0_iter8_reg_reg[40]_srl4
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.511%)  route 0.280ns (66.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.558     0.894    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X51Y46         FDRE                                         r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]/Q
                         net (fo=2, routed)           0.280     1.314    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X46Y44         SRL16E                                       r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.829     1.195    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y44         SRL16E                                       r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.277    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[12]__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.380%)  route 0.217ns (60.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.552     0.888    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/ap_clk
    SLICE_X45Y21         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[12]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/mul_81ns_4ns_85_5_1_U12/buff2_reg[12]__2/Q
                         net (fo=1, routed)           0.217     1.246    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/buff2_reg__0_4[63]
    SLICE_X50Y20         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.814     1.180    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/ap_clk
    SLICE_X50Y20         FDRE                                         r  design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[63]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.063     1.208    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_log_99_33_s_fu_73/r_V_14_reg_1429_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y9    design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_32ns_8ns_40_2_1_U34/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y11   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_51ns_50ns_101_5_1_U35/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y12   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_51ns_50ns_101_5_1_U35/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y15   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_51ns_50ns_101_5_1_U35/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y27   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y23   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y20   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y17   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y14   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_67ns_63ns_130_5_1_U36/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y32   design_1_i/clusterOp_0/inst/grp_clusterOp_Pipeline_VITIS_LOOP_42_3_fu_308/grp_pow_32_32_s_fu_177/grp_exp_core_32_32_66_s_fu_92/mul_72ns_68ns_140_5_1_U37/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y44  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.132%)  route 3.015ns (83.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.359     6.575    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X52Y77         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y77         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X52Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.132%)  route 3.015ns (83.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.359     6.575    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X52Y77         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y77         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X52Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.132%)  route 3.015ns (83.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.359     6.575    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X52Y77         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y77         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X52Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.580ns (16.151%)  route 3.011ns (83.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.355     6.571    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X53Y77         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y77         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.580ns (16.151%)  route 3.011ns (83.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.355     6.571    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X53Y77         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y77         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.132%)  route 3.015ns (83.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.359     6.575    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X52Y77         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y77         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X52Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    12.247    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.580ns (17.089%)  route 2.814ns (82.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.158     6.374    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X51Y77         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y77         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.580ns (17.089%)  route 2.814ns (82.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.158     6.374    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X51Y77         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y77         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.580ns (17.089%)  route 2.814ns (82.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.158     6.374    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X51Y77         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y77         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.580ns (17.089%)  route 2.814ns (82.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.686     2.980    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.092    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.216 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.158     6.374    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X51Y77         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.452    12.631    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y77         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  5.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.679%)  route 0.283ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.400    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y43          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y43          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.067     0.877    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.679%)  route 0.283ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.400    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y43          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y43          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.067     0.877    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.304%)  route 0.287ns (60.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.196     1.405    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y44          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y44          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.679%)  route 0.283ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.400    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y43          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y43          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.071     0.873    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.679%)  route 0.283ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.400    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y43          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y43          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.071     0.873    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.679%)  route 0.283ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.400    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X8Y43          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y43          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.071     0.873    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.679%)  route 0.283ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.400    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X8Y43          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y43          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.071     0.873    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.304%)  route 0.287ns (60.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.196     1.405    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y44          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y44          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X8Y44          FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.304%)  route 0.287ns (60.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.196     1.405    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y44          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y44          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X8Y44          FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.304%)  route 0.287ns (60.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.091     1.164    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.209 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.196     1.405    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y44          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y44          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X8Y44          FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.528    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.971ns  (logic 0.124ns (6.291%)  route 1.847ns (93.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.177     1.177    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.301 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.670     1.971    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.471     2.650    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.045ns (6.081%)  route 0.695ns (93.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.405     0.405    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.450 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.290     0.740    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.783%)  route 4.343ns (88.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.514     5.907    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.031 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.828     7.860    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.495     2.674    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.783%)  route 4.343ns (88.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.514     5.907    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.031 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.828     7.860    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.495     2.674    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 0.580ns (11.927%)  route 4.283ns (88.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.514     5.907    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.031 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.769     7.800    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y43         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.581     2.760    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y43         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 0.580ns (11.927%)  route 4.283ns (88.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.514     5.907    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.031 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.769     7.800    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y43         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.581     2.760    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y43         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.335ns  (logic 0.604ns (25.873%)  route 1.731ns (74.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.354     4.747    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X26Y76         LUT1 (Prop_lut1_I0_O)        0.148     4.895 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=45, routed)          0.377     5.272    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y77         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.507     2.686    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y77         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.335ns  (logic 0.604ns (25.873%)  route 1.731ns (74.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.354     4.747    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X26Y76         LUT1 (Prop_lut1_I0_O)        0.148     4.895 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=45, routed)          0.377     5.272    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y77         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.507     2.686    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y77         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 0.456ns (20.195%)  route 1.802ns (79.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.802     5.195    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X48Y94         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.477     2.656    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X48Y94         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.456ns (29.436%)  route 1.093ns (70.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.643     2.937    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.093     4.486    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X51Y69         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       1.455     2.634    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X51Y69         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.534%)  route 0.458ns (76.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.458     1.485    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X51Y69         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.810     1.176    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X51Y69         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.805%)  route 0.698ns (83.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.698     1.725    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X48Y94         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.824     1.190    design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X48Y94         FDRE                                         r  design_1_i/axi_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.184ns (19.881%)  route 0.742ns (80.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.589     1.615    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X26Y76         LUT1 (Prop_lut1_I0_O)        0.043     1.658 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=45, routed)          0.153     1.811    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y77         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.830     1.196    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y77         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.184ns (19.881%)  route 0.742ns (80.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.589     1.615    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X26Y76         LUT1 (Prop_lut1_I0_O)        0.043     1.658 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=45, routed)          0.153     1.811    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y77         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.830     1.196    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y77         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.082ns  (logic 0.186ns (8.934%)  route 1.896ns (91.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.110     2.137    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         0.786     2.968    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y43         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y43         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.082ns  (logic 0.186ns (8.934%)  route 1.896ns (91.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.110     2.137    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         0.786     2.968    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y43         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y43         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.186ns (8.751%)  route 1.940ns (91.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.110     2.137    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         0.829     3.011    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.186ns (8.751%)  route 1.940ns (91.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.110     2.137    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         0.829     3.011    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y44         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13789, routed)       0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y44         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





