<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>AXI SVT UVM  Documentation - CoverGroup Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
<script>
    (function(){
        var searchJsLoadStatus = '';
        var pendingSearch = false;
        window._SearchFunction = function() {
            if (searchJsLoadStatus === 'complete') {
                pendingSearch = false;
                var searchForm = document.getElementById('builtin-search');
                SearchFunction(searchForm.searchtext.value, '', searchForm.searchmode.value);
            }
            else if (searchJsLoadStatus === 'in-progress'){
                pendingSearch = true;
            }
            else {
                pendingSearch = true;
                loadSearchJs();
            }
        }
        window.loadSearchJs = function() {
            function onSearchJsLoad() {
                searchJsLoadStatus = 'complete';
                if (pendingSearch) {
                    _SearchFunction();
                }
            }
            if (!searchJsLoadStatus) {
                searchJsLoadStatus = 'in-progress';
                var scriptElem = document.createElement('script');
                scriptElem.type = 'text/javascript';
                scriptElem.src = 'advancedsearch.js';
                scriptElem.onreadystatechange = onSearchJsLoad;
                scriptElem.onload = onSearchJsLoad;
                document.head.appendChild(scriptElem);
            }
        }
    })();
</script>
</head><body>
<!-- Generated by svdoc V-2023.09-2 -->
<div class='smartsearch-info'>  <div class='smartsearch-info-content'>    <div class='smartsearch-info-header'>      <h1 class='smartsearch-info-title'>VIP Smartsearch</h1>      <span class='smartsearch-info-close'>X</span>    </div>    <div class='smartsearch-info-body'>      <ul style='list-style: none; padding-left: 1em'>        <li>          <span>VIP Smartsearch is a framework that supports search within VIP reference documents using query in natural language. It facilitates reordering of search results and keeps record of userâ€™s decision for the ordering of result display and applies that in search of same query on subsequent usage.</span>        </li>        <li>          <p class='smartsearch-info-question'>How to download VIP smartsearch?</p>          <ol type='i'>            <li>Get VIP Smartsearch <span style='font-size: 0.9em;'>(Available as a seperate run file).</span></li>            <li>Set environment variable <pre>DESIGNWARE_HOME</pre> to required designware home location where VIP Smartsearch should be downloaded.</li>            <li>              Run <pre>vip_smartsearch_&lt;version&gt;.run</pre> file.<br>              VIP Smartsearch will be downloaded to the location <pre>$DESIGNWARE_HOME/vip/svt/vip_smartsearch/&lt;version&gt;</pre>            </li>          </ol>        </li>        <li>          <p class='smartsearch-info-question'>How to install VIP Smartsearch?</p>          <span>Please refer to the file</span> <pre>VIP_Smartsearch_installation_and_usage_guide.pdf</pre> in <pre>$DESIGNWARE_HOME/vip/svt/vip_smartsearch/&lt;version&gt;</pre> <span>for installation steps.</span>        </li>        <li>          <p class='smartsearch-info-question'>Customer Support</p>          For more details about VIP smartsearch tool, contact support_center@synopsys.com.<br>          Mention your queries along with below details and send email to above email id.<br>          Product: Verification IP<br>          Sub Product: &lt;vip_title&gt;<br>          Tool: VIP Smartsearch<br>        </li>      </ul>    </div>    <div class='smartsearch-info-footer'> 16 November 2023, Copyright &copy; 2023 Synopsys, Inc. </div>  </div></div><div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li><a href="Configuration_class_list.html" TITLE = "List of all classes"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li id="current"><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="ports.html" TITLE = "List of Ports"><span>Ports</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="svtbcl.html" TITLE = "SVT Base Class Library"><span>SVT&nbsp;BCL</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form id='builtin-search' action='javascript:_SearchFunction()'>    <table border="0"><tr>
<td><a class='smartsearch-btn'>Smartsearch</a></td>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange='_SearchFunction()'></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onclick='loadSearchJs();' onChange='_SearchFunction()'></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form>  <script>      window.parent.postMessage('builtin-search-loaded', '*');  </script></li>
</ul></div>
<div class="tabs"><ul>
  <li id="current"><a href="level1_covergroups.html" TITLE = "Covergroups"><span>Covergroups</span></a></li>
  <li><a href="checksCoverage.html" TITLE = "Protocol Check Covergroups"><span>Protocol&nbsp;Check&nbsp;Covergroups</span></a></li>
</ul></div>
<h1>AXI SVT UVM  Documentation - CoverGroup Reference</h1>
<p> Summary of Coverage defined in AXI SVT UVM  Documentation:</br>
<table class="clmdTable stickyHeaderTable" align ="center" cellpadding="2" cellspacing="0" width="60%" border="1">
<thead>
<tr>
<th class="MemberListLeft" valign="bottom" width="15%">Product Base</th>
<th class="MemberListLeft" valign="bottom">Group</th>
</tr>
</thead>
<tr>
  <td rowspan='19' class="MemberListLeft" align="center"> <a class="ClassLink" href="level1_covergroups.html#item_amba_svt"> amba_svt </a></td>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_ATOMICTYPE_RESP#item_amba_svt">AXI_PORT_MON_ATOMICTYPE_RESP<div>* The Covergroups under this group are generated for response type for atomic tranactions for both read and write.  It is constructed for whe config enable handle is asserted depending on the interface type.   </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_SEQUENCE#item_amba_svt">AXI_PORT_MON_SEQUENCE<div>* The Covergroups under this group are classified based on sequence and burst_type.  It is constructed for interface_type_category AXI READ and WRITE.  </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_UNALIGNED_ADDRESS#item_amba_svt">AXI_PORT_MON_UNALIGNED_ADDRESS<div>* The Covergroups under this group are classified for unaligned address transfer for read and write   transaction and also changes as per the AXCACHE signal encodings with different configurable address widths.  It is constructed and sampled for interface type AXI3.  </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_OUTSTANDING_XACT_MODIFIABLE#item_amba_svt">AXI_PORT_OUTSTANDING_XACT_MODIFIABLE<div>* The Covergroups under this covergroup are classified as read and write outstanding xact   for different encodings for AXCACHE bit with same and different AXID signal.  </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=ACE_PORT_MON_ARPROT_ARBARRIER#item_amba_svt">ACE_PORT_MON_ARPROT_ARBARRIER<div>* This Covergroup is cross coverage for readonce read xact type,domain type and prot signal.  It is constructed when trans_cross_ace_arprot_arbarrier_memory_sync_enable is asserted.</div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=ACE_PORT_MON_AWPROT_AWBARRIER#item_amba_svt">ACE_PORT_MON_AWPROT_AWBARRIER<div>* This Covergroup is cross coverage for writeunique write xact type,domain type and prot signal.  It is constructed when trans_cross_ace_awprot_awbarrier_memory_sync_enable is asserted.</div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=ACE_PORT_MON_ARDOMAIN_ARPROT#item_amba_svt">ACE_PORT_MON_ARDOMAIN_ARPROT<div>* This Covergroup is cross coverage for readonce read xact type,domain type and prot signal.  It is constructed when trans_cross_ace_readonce_ardomain_arprot_enable is asserted.</div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=ACE_PORT_MON_AWDOMAIN_AWPROT#item_amba_svt">ACE_PORT_MON_AWDOMAIN_AWPROT<div>* This Covergroup is cross coverage for writeunique write xact type,domain type and prot signal.  It is constructed when trans_cross_ace_writeunique_awdomain_awprot_enable is asserted.</div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_ATOMICTYPE_CACHE#item_amba_svt">AXI_PORT_MON_ATOMICTYPE_CACHE<div>* The Covergroups under this group are cross coverage of READ/WRITE Exclusive Access with all legel ARCache/AWCache values.  The legal ARCACHE values for exclusive read access are 
<ul><li>
Device Non-bufferable 
</li><li>
Device bufferable 
</li><li>
Normal Non-cacheable Non-bufferable 
</li><li>
Normal Non-cacheable Bufferable 
</li></ul>
  It is constructed and sampled when interface type is AXI3.  </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_ACE_DVM_MODES#item_amba_svt">AXI_PORT_MON_ACE_DVM_MODES<div>* The Covergroups under this group are cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and   virtual address range configured for different address width.  It is constructed when interface type is AXI_ACE or ACE_LITE.  </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_ACE_SNOOP_DVM_MODES#item_amba_svt">AXI_PORT_MON_ACE_SNOOP_DVM_MODES<div>* The Covergroups under this group are cross coverage of snoop DVM TLB Invalidate message type,invalidate address modes and   virtual address configured for different address width.  It is constructed when interface type is AXI_ACE or ACE_LITE.  </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_DVM_OVERLAP#item_amba_svt">AXI_PORT_MON_DVM_OVERLAP<div>* The Covergroup under this group are cross coverage related to DVM overlap case in ACE-lite and ACE-VIP and it cover acvalid=1,acready=1,  acsnoop= DVM , crvalid=1 and crready=1.  It is constructed when interface type is AXI_ACE or ACE_LITE.   </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_VALID_READY_XACT_FLOW#item_amba_svt">AXI_PORT_MON_VALID_READY_XACT_FLOW<div>* The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter.   For Eg: The signal AWVALID has to remain deasserted for N clocks (user  input) after wvalid is deasserted, then coverpoint AWVALID_WVALID_Dependency will get hit.  In this case N value will be <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wvalid_dependency">cov_num_clks_awvalid_wvalid_dependency</a>.  It is constructed when port_kind is AXI_MASTER or AXI_SLAVE & valid_ready_dependency_coverage_enable is set to 1.</div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_STREAM_PORT_MON_XACT_FLOW#item_amba_svt">AXI_STREAM_PORT_MON_XACT_FLOW<div>* The Covergroups under this group captures delay scenarios for tvalid and tready signal when   interface_type is AXI4_STREAM.</div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_MASTER_TO_SLAVE_PATH`#item_amba_svt">AXI_PORT_MON_MASTER_TO_SLAVE_PATH`<div>* The Covergroup under this header captures attributes for coherant read and write type,   for all slaves.   This is constructed when interface type is AXI_ACE or ACE_LITE and   trans_cross_master_to_slave_path_access_ace_enable is set to 1.  </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_ATOMIC_XACT_FLOW#item_amba_svt">AXI_PORT_MON_ATOMIC_XACT_FLOW<div>* The Covergroups under this group capture all the Atomics transaction & control information   Attributes under write channel & read channel are constructed only when axi_interface_type   is set to AXI3,AXI4,AXI-ACE or ACE-LITE.  </div></a></td></tr>
   <td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html?col_0=AXI_PORT_MON_XACT_FLOW#item_amba_svt">AXI_PORT_MON_XACT_FLOW<div>* The Covergroups under this group capture all the write and read transaction control information   Attributes under write channel & read channel are constructed only when axi_interface_type   is set to AXI3,AXI4,AXI-ACE or ACE-LITE.  </div></a></td></tr>
 <tr><td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html#item_amba_svt_unGrpCG">Ungrouped Functional Covergroups<div>Functional Coverage with description</div></a></td></tr>
 <tr><td class="MemberListLeft" align="center"><a class="ClassLink" href="level1_covergroups.html#item_amba_svt_otherCG">Other Covergroups<div>Covergroups without description</div></a></td></tr>
 </table>

 <p><h3><a class="anchor" name ="item_amba_svt"> Functional Covergroups for Product: amba_svt</a>
	<h3><div class="multiselect" >
		<div class="selectBox" onclick="showCheckboxes(1,'amba_svt')">
			<select >
				<option>Show/Hide</option>
			</select>
			<div class="overSelect"></div>
		</div>
		<div id="checkboxes_amba_svt" class="checkboxes">
			<label id="label_All_amba_svt" for="All_amba_svt">
			<input type="checkbox" id="All_amba_svt" onclick="show_hide('All','amba_svt')" />All</label>
			<label id="label_Group_amba_svt" for="Group_amba_svt">
			<input type="checkbox" id="Group_amba_svt" onclick="show_hide('Group','amba_svt')" checked/>Group</label>
			<label id="label_Subgroup_amba_svt" for="Subgroup_amba_svt">
			<input type="checkbox" id="Subgroup_amba_svt" onclick="show_hide('Subgroup','amba_svt')" checked/>Subgroup</label>
			<label id="label_Covergroup_amba_svt" for="Covergroup_amba_svt">
			<input type="checkbox" id="Covergroup_amba_svt" onclick="show_hide('Covergroup','amba_svt')" checked/>Covergroup</label>
			<label id="label_Coverpoints_amba_svt" for="Coverpoints_amba_svt">
			<input type="checkbox" id="Coverpoints_amba_svt" onclick="show_hide('Coverpoints','amba_svt')" checked/>Coverpoints</label>
			<label id="label_Bins_amba_svt" for="Bins_amba_svt">
			<input type="checkbox" id="Bins_amba_svt" onclick="show_hide('Bins','amba_svt')" checked/>Bins</label>
			<label id="label_Cross Coverage_amba_svt" for="Cross Coverage_amba_svt">
			<input type="checkbox" id="Cross Coverage_amba_svt" onclick="show_hide('Cross Coverage','amba_svt')"/>Cross Coverage</label>
			<label id="label_Description_amba_svt" for="Description_amba_svt">
			<input type="checkbox" id="Description_amba_svt" onclick="show_hide('Description','amba_svt')" checked/>Description</label>
		</div>
	</div>
	</h3>
<script>
document.addEventListener('click',function(event){show_hide_autohide(event,'amba_svt');}); 
window.addEventListener( "pageshow",function(event){show_hide_refresh(event,'amba_svt');});
window.addEventListener('load', function(){saveDefaultHiddenCols('amba_svt');});</script>
<button id="resettable_amba_svt" style="float: right; margin-bottom: 3px; margin-right: 10px;" onclick="clearFilters(table_amba_svt,this.id)" disabled>Clear Filter</button>

 <p id ="resultstable_amba_svt" style="display: none;"> </p>
</h3></p>
<table id="table_amba_svt" class="clmdTable stickyHeaderTable coverageTable" cellpadding="2" cellspacing="0" width="100%"  border="1" style="table-layout: fixed;"> 
<thead>
<tr>
<th class="MemberListLeft" valign="bottom" > Group </th>
<th class="MemberListLeft" valign="bottom" > Subgroup </th>
<th class="MemberListLeft" valign="bottom"> Covergroup </th>
<th class="MemberListLeft" valign="bottom"> Coverpoints </th>
<th class="MemberListLeft" valign="bottom"> Bins </th>
<th class="MemberListLeft" valign="bottom" style='display: none'> Cross Coverage </th>
<th class="MemberListLeft" valign="bottom"> Description </th>
</tr>
</thead>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RRESP_LOCKED</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_rresp_all_axi3">trans_cross_axi_atomictype_rresp_all_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_all_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_all_axi3_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_all_axi3_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_rresp_all_axi3

<p>
 This covergroup is 
 It is constructed and sampled when interface type is AXI3 and locked_access_enable is asserted.
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_rresp: Crosses cover points read_xact_type, atomic_type,rresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RRESP_EXCLUSIVE_AXI3_AXI4</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_rresp_all_axi4">trans_cross_axi_atomictype_rresp_all_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_all_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_all_axi4_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_all_axi4_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_rresp_all_axi4

<p>
 This covergroup captures attributes of read response and lock signal for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_rresp: Crosses cover points read_xact_type, atomic_type,rresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RRESP_EXCLUSIVE_AXI4_LITE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_rresp_all_axi4lite">trans_cross_axi_atomictype_rresp_all_axi4lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_all_axi4lite_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_all_axi4lite_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_all_axi4lite_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_rresp_all_axi4lite

<p>
 It is constructed and sampled when interface type is AXI4_LITE. 

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_rresp: Crosses cover points read_xact_type, atomic_type,rresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RRESP_NORMAL_ACE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_rresp_normal_ace">trans_cross_axi_atomictype_rresp_normal_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_normal_ace_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_normal_ace_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_normal_ace_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_rresp_normal_ace

<p>
 This covergroup is triggered when a READ transaction with normal access is observed. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_rresp: Crosses cover points read_xact_type, atomic_type,rresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RRESP_EXCLUSIVE_ACE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_rresp_exclusive_ace">trans_cross_axi_atomictype_rresp_exclusive_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_exclusive_ace_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_exclusive_ace_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_rresp_exclusive_ace_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_rresp_normal_ace

<p>
 This covergroup is triggered when a READ transaction with exclusive access is observed. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE & exclusive_access_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_rresp: Crosses cover points read_xact_type, atomic_type,rresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_BRESP_LOCKED</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_bresp_all_axi3">trans_cross_axi_atomictype_bresp_all_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_all_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_all_axi3_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_all_axi3_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_bresp_all_axi3

<p>
 This covergroup is triggered when a Write transaction with locked access is observed.
 It is constructed and sampled when interface type is AXI3 & locked_access_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 bresp: Captures transaction response

<p>

<p>
 Cross coverpoints:

<p>

</li><li>
 axi_atomictype_bresp: Crosses cover points write_xact_type, atomic_type,bresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_BRESP_EXCLUSIVE_AXI4_LITE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_bresp_all_axi4lite">trans_cross_axi_atomictype_bresp_all_axi4lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_all_axi4lite_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_all_axi4lite_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_all_axi4lite_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_bresp_all_axi4lite

<p>
 It is constructed and sampled when interface type is AXI4_LITE. 

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 bresp: Captures transaction response

<p>

<p>
 Cross coverpoints:

<p>

</li><li>
 axi_atomictype_bresp: Crosses cover points write_xact_type, atomic_type,bresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_BRESP_NORMAL_ACE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_bresp_normal_ace">trans_cross_axi_atomictype_bresp_normal_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_normal_ace_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_normal_ace_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_normal_ace_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_bresp_normal_ace

<p>
 This covergroup is triggered when a Write transaction with exclusive access is observed.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 bresp: Captures transaction response

<p>

<p>
 Cross coverpoints:

<p>

</li><li>
 axi_atomictype_bresp: Crosses cover points write_xact_type, atomic_type,bresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_BRESP_EXCLUSIVE_ACE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_bresp_exclusive_ace">trans_cross_axi_atomictype_bresp_exclusive_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_exclusive_ace_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_exclusive_ace_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_exclusive_ace_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_bresp_exclusive_ace

<p>
 This covergroup is triggered when a Write transaction with exclusive access is observed.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 bresp: Captures transaction response

<p>

<p>
 Cross coverpoints:

<p>

</li><li>
 axi_atomictype_bresp: Crosses cover points write_xact_type, atomic_type,bresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_RESP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_BRESP_LOCKED_EXCLUSIVE_AXI3_AXI4</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_bresp_all_axi4">trans_cross_axi_atomictype_bresp_all_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_all_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_all_axi4_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_bresp_all_axi4_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_bresp_all_axi4

<p>
 This covergroup is triggered when a Write transaction with exclusive access is observed.
 It is constructed and sampled when interface type is AXI3,AXI4 OR AXI4_LITE & exclusive_access_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 bresp: Captures transaction response

<p>

<p>
 Cross coverpoints:

<p>

</li><li>
 axi_atomictype_bresp: Crosses cover points write_xact_type, atomic_type,bresp.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_32BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_32bit">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_32bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_32bit

<p>
 This cover group crosses bit ARCACHE[1] with unaligned read transfers for data_width 32.
 It is constructed and sampled when interface type is AXI3 and data_width is 32.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_arcache_modifiable_bit_unaligned_transfer_dweq_32bit: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_64BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_64bit">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_64bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_64bit

<p>
 This cover group crosses bit ARCACHE[1] with unaligned read transfers for data_width 64.
 It is constructed and sampled when interface type is AXI3 and data_width is 64.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_arcache_modifiable_bit_unaligned_transfer_dweq_64bit: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_128BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_128bit">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_128bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi3_dweq_128bit

<p>
 This cover group crosses bit ARCACHE[1] with unaligned read transfers for data_width 128.
 It is constructed and sampled when interface type is AXI3 and data_width is 128.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_arcache_modifiable_bit_unaligned_transfer_dweq_128bit: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_32BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_32bit">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_32bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_32bit

<p>
 This cover group crosses bit ARCACHE[1] with unaligned read transfers for data_width 32.
 It is constructed and sampled when interface type is AXI4 and data_width is 32.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_arcache_modifiable_bit_unaligned_transfer_dweq_32bit: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_64BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_64bit">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_64bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_64bit

<p>
 This cover group crosses bit ARCACHE[1] with unaligned read transfers for data_width 64.
 It is constructed and sampled when interface type is AXI4 and data_width is 64.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_arcache_modifiable_bit_unaligned_transfer_dweq_64bit: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_128BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_128bit">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_128bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_axi4_dweq_128bit

<p>
 This cover group crosses bit ARCACHE[1] with unaligned read transfers for data_width 128.
 It is constructed and sampled when interface type is AXI4 and data_width is 128.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_arcache_modifiable_bit_unaligned_transfer_dweq_128bit: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_32BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_32bit">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_32bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_32bit

<p>
 This cover group crosses bit ARCACHE[1] with unaligned read transfers for data_width 32.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data_width is 32.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_arcache_modifiable_bit_unaligned_transfer_dweq_32bit: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_64BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_64bit">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_64bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_64bit

<p>
 This cover group crosses bit ARCACHE[1] with unaligned read transfers for data_width 64.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data_width is 64.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_arcache_modifiable_bit_unaligned_transfer_dweq_64bit: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_128BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_128bit">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_128bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_ace_dweq_128bit

<p>
 This cover group crosses bit ARCACHE[1] with unaligned read transfers for data_width 128.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data_width is 128.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_arcache_modifiable_bit_unaligned_transfer_dweq_128bit: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_32BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_32bit">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_32bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_32bit

<p>
 This cover group crosses bit AWCACHE[1] with unaligned write transfers for data_width 32.
 It is constructed and sampled when interface type is AXI3 and data_width is 32.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awcache_modifiable_bit_write_unaligned_transfer_dweq_32bit: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_64BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_64bit">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_64bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_64bit

<p>
 This cover group crosses bit AWCACHE[1] with unaligned write transfers for data_width 64.
 It is constructed and sampled when interface type is AXI3 and data_width is 64.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awcache_modifiable_bit_write_unaligned_transfer_dweq_64bit: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_128BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_128bit">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_128bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi3_dweq_128bit

<p>
 This cover group crosses bit AWCACHE[1] with unaligned write transfers for data_width 128.
 It is constructed and sampled when interface type is AXI3 and data_width is 128.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awcache_modifiable_bit_write_unaligned_transfer_dweq_64bit: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_32BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_32bit">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_32bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_32bit

<p>
 This cover group crosses bit AWCACHE[1] with unaligned write transfers for data_width 32.
 It is constructed and sampled when interface type is AXI4 and data_width is 32.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awcache_modifiable_bit_write_unaligned_transfer_dweq_64bit: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_64BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_64bit">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_64bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_64bit

<p>
 This cover group crosses bit AWCACHE[1] with unaligned write transfers for data_width 64.
 It is constructed and sampled when interface type is AXI4 and data_width is 64.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awcache_modifiable_bit_write_unaligned_transfer_dweq_64bit: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_128BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_128bit">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_128bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_axi4_dweq_128bit

<p>
 This cover group crosses bit AWCACHE[1] with unaligned write transfers for data_width 128.
 It is constructed and sampled when interface type is AXI4 and data_width is 128.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awcache_modifiable_bit_write_unaligned_transfer_dweq_64bit: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_32BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_32bit">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_32bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_32bit

<p>
 This cover group crosses bit AWCACHE[1] with unaligned write transfers for data_width 32.
 It is constructed and sampled when interface type is AXI_ACE or AC_LITE and data_width is 32.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awcache_modifiable_bit_write_unaligned_transfer_dweq_64bit: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_64BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_64bit">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_64bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_64bit

<p>
 This cover group crosses bit AWCACHE[1] with unaligned write transfers for data_width 64.
 It is constructed and sampled when interface type is AXI_ACE or AC_LITE and data_width is 64.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awcache_modifiable_bit_write_unaligned_transfer_dweq_64bit: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_UNALIGNED_ADDRESS</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_128BIT</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_128bit">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_128bit_cp_cache_type_modifiable_bit'>cache_type_modifiable_bit</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
<li style='border: none;'>    <b>cache_type_modifiable_bit:</b>svt_axi_cache_modifiable_only</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_ace_dweq_128bit

<p>
 This cover group crosses bit AWCACHE[1] with unaligned write transfers for data_width 128.
 It is constructed and sampled when interface type is AXI_ACE or AC_LITE and data_width is 128.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awcache_modifiable_bit_write_unaligned_transfer_dweq_64bit: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">ACE_PORT_MON_ARPROT_ARBARRIER</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arprot_arbarrier_memory_sync">trans_cross_ace_arprot_arbarrier_memory_sync</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arprot_arbarrier_memory_sync_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arprot_arbarrier_memory_sync_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arprot_arbarrier_memory_sync_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arprot_arbarrier_memory_sync</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arprot_arbarrier_memory_sync

<p>
 It is constructed and sampled when trans_cross_ace_arprot_arbarrier_memory_sync_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li><li>
 prot_type : Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arprot_arbarrier_memory_sync: Crosses cover points
 read transaction of barrier_type MEMORY_BARRIER & SYNC_BARRIER with arprot

</li></ul>

 The following bins are ignored:

<ul><li>
bins that interset NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER

</li><li>
bins that intersect transaction types other than READBARRIER

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">ACE_PORT_MON_AWPROT_AWBARRIER</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awprot_awbarrier_memory_sync">trans_cross_ace_awprot_awbarrier_memory_sync</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awprot_awbarrier_memory_sync_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awprot_awbarrier_memory_sync_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awprot_awbarrier_memory_sync_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awprot_awbarrier_memory_sync</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awprot_awbarrier_memory_sync

<p>
 It is constructed and sampled when trans_cross_ace_awprot_awbarrier_memory_sync_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 awprot_awbarrier_memory_sync: Crosses cover points
 write transaction of barrier_type MEMORY_BARRIER & SYNC_BARRIER with awprot

</li></ul>

 The following bins are ignored:

<ul><li>
bins that interset NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER

</li><li>
bins that intersect transaction types other than WRITEBARRIER

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">ACE_PORT_MON_ARDOMAIN_ARPROT</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_readonce_ardomain_arprot">trans_cross_ace_readonce_ardomain_arprot</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_readonce_ardomain_arprot_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_readonce_ardomain_arprot_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_readonce_ardomain_arprot_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readonce_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>readonce_ardomain_arprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_readonce_ardomain_arprot

<p>
 It is constructed and sampled when trans_cross_ace_readonce_ardomain_arprot_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures readonce coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 readonce_ardomain_arprot : Crosses cover points
 coherent_read_xact_type and domain_type and prot_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">ACE_PORT_MON_AWDOMAIN_AWPROT</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_writeunique_awdomain_awprot">trans_cross_ace_writeunique_awdomain_awprot</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_writeunique_awdomain_awprot_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_writeunique_awdomain_awprot_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_writeunique_awdomain_awprot_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writeunique_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>writeunique_awdomain_awprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_writeunique_awdomain_awprot

<p>
 It is constructed and sampled when trans_cross_ace_writeunique_awdomain_awprot_enable is asserted

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures writeunique coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 writeunique_awdomain_awprot : Crosses cover points
 coherent_write_xact_type and domain_type and prot_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_CACHE</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_ARCACHE_LOCKED_AXI3</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_atomictype_cache_type_axi3">trans_cross_axi_read_atomictype_cache_type_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_atomictype_cache_type_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_atomictype_cache_type_axi3_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_atomictype_cache_type_axi3_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>cache_type:</b>non_cacheable_non_bufferable, bufferable_or_modifiable_only, cacheable_but_no_alloc, cacheable_bufferable_but_no_alloc, cacheable_write_through_allocate_on_read_only, cacheable_write_back_allocate_on_read_only, cacheable_write_through_allocate_on_write_only, cacheable_write_back_allocate_on_write_only, cacheable_write_through_allocate_on_both_read_write, cacheable_write_back_allocate_on_both_read_write</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_atomictype_cache_type_axi3

<p>
 This covergroup is cross coverage for read transactions of lock signal with all legel cache type values.
 The legal ARCACHE values for exclusive access are

<ul><li>
Device Non-bufferable

</li><li>
Device bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of ARCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.
 It is constructed and sampled when interface type is AXI4 and trans_cross_axi_atomictype_exclusive_arcache_enable is asserted.

<p>
 Coverpoints:

<p>

</li><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_arcache: Crosses cover points read_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A7.2.4

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_CACHE</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_ARCACHE_EXCLUSIVE_AXI3_AXI4</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_atomictype_cache_type_axi4">trans_cross_axi_read_atomictype_cache_type_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_atomictype_cache_type_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_atomictype_cache_type_axi4_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_atomictype_cache_type_axi4_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_exclusive_arcache</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_read_atomictype_cache_type_axi4

<p>
 This covergroup is cross coverage for read transactions of lock signal with all legel cache type values.
 The legal ARCACHE values for exclusive read exclusive access are

<ul><li>
Device Non-bufferable

</li><li>
Device bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of ARCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.
 It is constructed and sampled when interface type is AXI3 or AXI4 and trans_cross_axi_atomictype_exclusive_arcache_enable is asserted.

<p>
 Coverpoints:

<p>

</li><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_exclusive_arcache: Crosses cover points read_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A7.2.4

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_CACHE</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_ARCACHE_NORMAL_ACE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_exclusive_arcache_normal_ace">trans_cross_axi_atomictype_exclusive_arcache_normal_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_arcache_normal_ace_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_arcache_normal_ace_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_arcache_normal_ace_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_exclusive_arcache</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_atomictype_exclusive_arcache_normal_ace

<p>
 This covergroup is cross coverage of READ Exclusive Access with all legel ARCache values for normal access.
 The legal ARCACHE values for read normal access are

<ul><li>
Device Non-bufferable

</li><li>
Device bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of ARCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and trans_cross_axi_atomictype_exclusive_arcache_enable is asserted.

<p>
 Coverpoints:

<p>

</li><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_exclusive_arcache: Crosses cover points read_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A7.2.4

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_CACHE</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_ARCACHE_EXCLUSIVE_ACE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_exclusive_arcache_exclusive_ace">trans_cross_axi_atomictype_exclusive_arcache_exclusive_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_arcache_exclusive_ace_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_arcache_exclusive_ace_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_arcache_exclusive_ace_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_exclusive_arcache</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_atomictype_arcache_exclusive_ace

<p>
 This covergroup is cross coverage of READ Exclusive Access with all legel ARCache values for exclusive access.
 The legal ARCACHE values for read exclusive access are

<ul><li>
Device Non-bufferable

</li><li>
Device bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of ARCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.
 It is constructed and sampled when interface type is AXI_ACE and trans_cross_axi_atomictype_exclusive_arcache_enable is asserted.

<p>
 Coverpoints:

<p>

</li><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_exclusive_arcache: Crosses cover points read_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A7.2.4

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_CACHE</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_AWCACHE_LOCKED_AXI3</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_atomictype_cache_type_axi3">trans_cross_axi_write_atomictype_cache_type_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_atomictype_cache_type_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_atomictype_cache_type_axi3_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_atomictype_cache_type_axi3_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>cache_type:</b>non_cacheable_non_bufferable, bufferable_or_modifiable_only, cacheable_but_no_alloc, cacheable_bufferable_but_no_alloc, cacheable_write_through_allocate_on_read_only, cacheable_write_back_allocate_on_read_only, cacheable_write_through_allocate_on_write_only, cacheable_write_back_allocate_on_write_only, cacheable_write_through_allocate_on_both_read_write, cacheable_write_back_allocate_on_both_read_write</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_atomictype_cache_type_axi3

<p>
 This covergroup is cross coverage for write transactions of lock signal with legal all cache type values .
 The legal AWCACHE values for exclusive locked write access are

<ul><li>
Device bufferable

</li><li>
Device Non-bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of AWCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.
 It is constructed and sampled when interface type is AXI3 and trans_cross_axi_atomictype_exclusive_awcache_enable is asserted.

<p>
 Coverpoints:

<p>

</li><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_awcache: Crosses cover points write_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; A7.2.4

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_CACHE</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_AWCACHE_EXCLUSIVE_AXI3_AXI4</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_atomictype_cache_type_axi4">trans_cross_axi_write_atomictype_cache_type_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_atomictype_cache_type_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_atomictype_cache_type_axi4_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_atomictype_cache_type_axi4_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_atomictype_cache_type_axi4

<p>
 This covergroup is cross coverage of WRITE Exclusive Access with all legel AWCache values for exclusive access.
 The legal AWCACHE values for exclusive write access are

<ul><li>
Device bufferable

</li><li>
Device Non-bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of AWCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.
 It is constructed and sampled when interface type is AXI3, AXI4 OR AXI4_LITE and trans_cross_axi_atomictype_exclusive_arcache_enable is asserted.

<p>
 Coverpoints:

<p>

</li><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_awcache: Crosses cover points write_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; A7.2.4

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_CACHE</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_AWCACHE_NORMAL_ACE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_exclusive_awcache_normal_ace">trans_cross_axi_atomictype_exclusive_awcache_normal_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_awcache_normal_ace_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_awcache_normal_ace_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_awcache_normal_ace_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_exclusive_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_exclusive_awcache_normal_ace

<p>
 This covergroup is cross coverage of WRITE Exclusive Access with all legel AWCache values for normal access.
 The legal AWCACHE values for normal write access are

<ul><li>
Device bufferable

</li><li>
Device Non-bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of AWCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.
 It is constructed and sampled when interface type is AXI_ACE OR ACE_LITE and trans_cross_axi_atomictype_exclusive_arcache_enable is asserted.

<p>
 Coverpoints:

<p>

</li><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_exclusive_awcache: Crosses cover points write_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; A7.2.4

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_CACHE</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMICTYPE_AWCACHE_EXCLUSIVE_ACE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_exclusive_awcache_exclusive_ace">trans_cross_axi_atomictype_exclusive_awcache_exclusive_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_awcache_exclusive_ace_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_awcache_exclusive_ace_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_atomictype_exclusive_awcache_exclusive_ace_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_atomictype_exclusive_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_atomictype_exclusive_awcache_exclusive_ace

<p>
 This covergroup is cross coverage of WRITE Exclusive Access with all legel AWCache values for exclusive access.
 The legal AWCACHE values for exclusive write access are

<ul><li>
Device bufferable

</li><li>
Device Non-bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of AWCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.
 It is constructed and sampled when interface type is AXI_ACE OR ACE_LITE and exclusibve_access_enable is asserted.

<p>
 Coverpoints:

<p>

</li><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_exclusive_awcache: Crosses cover points write_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; A7.2.4

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB63TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16_cp_ardvm_va'>ardvm_va</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16_cp_araddr_dvm_msb63to32_firstpart'>araddr_dvm_msb63to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_branch_predictor_invalidate</li>
<li style='border: none;'>    <b>ardvm_va:</b>invalidate_by_va, invalidate_not_by_va</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb63to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_branch_predictor_modes_virtaddr_msb63to16</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 48 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable">trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_branch_predictor_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type and ardvm_va
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb63to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB55TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16_cp_ardvm_va'>ardvm_va</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16_cp_araddr_dvm_msb55to32_firstpart'>araddr_dvm_msb55to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_branch_predictor_invalidate</li>
<li style='border: none;'>    <b>ardvm_va:</b>invalidate_by_va, invalidate_not_by_va</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_branch_predictor_modes_virtaddr_msb55to16</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 40 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable">trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_branch_predictor_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type and ardvm_va
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb55to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB47TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16_cp_ardvm_va'>ardvm_va</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16_cp_araddr_dvm_msb47to32_firstpart'>araddr_dvm_msb47to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_branch_predictor_invalidate</li>
<li style='border: none;'>    <b>ardvm_va:</b>invalidate_by_va, invalidate_not_by_va</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_branch_predictor_modes_virtaddr_msb47to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 32 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable">trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_branch_predictor_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type and ardvm_va
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb47to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB43TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16_cp_ardvm_va'>ardvm_va</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16_cp_araddr_dvm_msb43to32_firstpart'>araddr_dvm_msb43to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_branch_predictor_invalidate</li>
<li style='border: none;'>    <b>ardvm_va:</b>invalidate_by_va, invalidate_not_by_va</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_branch_predictor_modes_virtaddr_msb43to16</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 28 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable">trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_branch_predictor_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type and ardvm_va
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb43to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB39TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16_cp_ardvm_va'>ardvm_va</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16_cp_araddr_dvm_msb39to32_firstpart'>araddr_dvm_msb39to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_branch_predictor_invalidate</li>
<li style='border: none;'>    <b>ardvm_va:</b>invalidate_by_va, invalidate_not_by_va</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_branch_predictor_modes_virtaddr_msb39to16</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 24 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable">trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_branch_predictor_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type and ardvm_va
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb39to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB63TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_araddr_dvm_msb63to32_firstpart'>araddr_dvm_msb63to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_dvm_message_phy_inst_cache_invl_bits'>dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb63to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 48 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 dvm_message_phy_inst_cache_invl_bits : Captures types of physical instruction cache invalidation

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and
 araddr_dvm_msb63to32_firstpart and dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB55TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_araddr_dvm_msb55to32_firstpart'>araddr_dvm_msb55to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_dvm_message_phy_inst_cache_invl_bits'>dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 40 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 dvm_message_phy_inst_cache_invl_bits : Captures types of physical instruction cache invalidation

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and
 araddr_dvm_msb55to32_firstpart and dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB47TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_araddr_dvm_msb47to32_firstpart'>araddr_dvm_msb47to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_dvm_message_phy_inst_cache_invl_bits'>dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 32 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 dvm_message_phy_inst_cache_invl_bits : Captures types of physical instruction cache invalidation

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and
 araddr_dvm_msb47to32_firstpart and dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB43TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_araddr_dvm_msb43to32_firstpart'>araddr_dvm_msb43to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_dvm_message_phy_inst_cache_invl_bits'>dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 28 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 dvm_message_phy_inst_cache_invl_bits : Captures types of physical instruction cache invalidation

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and
 araddr_dvm_msb43to32_firstpart and dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB39TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_araddr_dvm_msb39to32_firstpart'>araddr_dvm_msb39to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_dvm_message_phy_inst_cache_invl_bits'>dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 24 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 dvm_message_phy_inst_cache_invl_bits : Captures types of physical instruction cache invalidation

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and
 araddr_dvm_msb39to32_firstpart and dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB63TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_araddr_dvm_msb63to32_firstpart'>araddr_dvm_msb63to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_dvm_message_virt_inst_cache_invl_bits'>dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb63to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 48 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 dvm_message_virt_inst_cache_invl_bits : Captures DVM Virtual Instruction Cache invalidate message

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and 
 araddr_dvm_msb63to32_firstpart and dvm_message_virt_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB55TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_araddr_dvm_msb55to32_firstpart'>araddr_dvm_msb55to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_dvm_message_virt_inst_cache_invl_bits'>dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 40 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 dvm_message_virt_inst_cache_invl_bits : Captures DVM Virtual Instruction Cache invalidate message

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type and
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and 
 araddr_dvm_msb55to32_firstpart and dvm_message_virt_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB47TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_araddr_dvm_msb47to32_firstpart'>araddr_dvm_msb47to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_dvm_message_virt_inst_cache_invl_bits'>dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 32 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 dvm_message_virt_inst_cache_invl_bits : Captures DVM Virtual Instruction Cache invalidate message

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type 
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and 
 araddr_dvm_msb47to32_firstpart and dvm_message_virt_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB43TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_araddr_dvm_msb43to32_firstpart'>araddr_dvm_msb43to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_dvm_message_virt_inst_cache_invl_bits'>dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 28 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 dvm_message_virt_inst_cache_invl_bits : Captures DVM Virtual Instruction Cache invalidate message

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and 
 araddr_dvm_msb43to32_firstpart and dvm_message_virt_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB39TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_araddr_dvm_msb39to32_firstpart'>araddr_dvm_msb39to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_dvm_message_virt_inst_cache_invl_bits'>dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 24 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 dvm_message_virt_inst_cache_invl_bits : Captures DVM Virtual Instruction Cache invalidate message

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type
 and araddr_dvm_firstpart_va_or_vmid and araddr_dvm_firsrpart_va_or_asid and 
 araddr_dvm_msb39to32_firstpart and dvm_message_virt_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB63TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb63to16">trans_cross_ace_dvm_firstpart_addr_range_msb63to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb63to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb63to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb63to16_cp_araddr_dvm_msb63to32_firstpart'>araddr_dvm_msb63to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb63to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_addr_range_msb63to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb63to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[63:32] and ARADDR[31:16].
 The total virtual address width is 48 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_addr_range_msb63to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb63to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB55TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb55to16">trans_cross_ace_dvm_firstpart_addr_range_msb55to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb55to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb55to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb55to16_cp_araddr_dvm_msb55to32_firstpart'>araddr_dvm_msb55to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_addr_range_msb55to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb55to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[55:32] and ARADDR[31:16].
 The total Virtual address width is 40 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_addr_range_msb55to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB47TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb47to16">trans_cross_ace_dvm_firstpart_addr_range_msb47to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb47to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb47to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb47to16_cp_araddr_dvm_msb47to32_firstpart'>araddr_dvm_msb47to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_addr_range_msb47to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb47to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[47:32] and ARADDR[31:16].
 The total virtual address width is 32 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_addr_range_msb47to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb47to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB43TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb43to16">trans_cross_ace_dvm_firstpart_addr_range_msb43to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb43to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb43to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb43to16_cp_araddr_dvm_msb43to32_firstpart'>araddr_dvm_msb43to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_addr_range_msb43to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb43to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[43:32] and ARADDR[31:16].
 The total virtual address width is 28 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_addr_range_msb43to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb43to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB39TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb39to16">trans_cross_ace_dvm_firstpart_addr_range_msb39to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb39to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb39to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_addr_range_msb39to16_cp_araddr_dvm_msb39to32_firstpart'>araddr_dvm_msb39to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_addr_range_msb39to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb39to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32] and ARADDR[31:16].
 The total virtual address width is 24 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_addr_range_msb39to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb39to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_64</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_64">trans_cross_ace_dvm_firstpart_secondpart_addr_range_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_64_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_64_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_64_cp_araddr_dvm_msb63to32_firstpart'>araddr_dvm_msb63to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_64_cp_araddr_dvm_secondpart_64'>araddr_dvm_secondpart_64</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb63to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>araddr_dvm_secondpart_64:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3, dvm_araddr_secondpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_secondpart_addr_range_64</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_64

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[63:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[63:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 araddr_dvm_secondpart_64 : Captures SecondPart of DVM of width64

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_secondpart_addr_range_64 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid and
 araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb63to32_firstpart and araddr_dvm_secondpart_64.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_56</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_56">trans_cross_ace_dvm_firstpart_secondpart_addr_range_56</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_56_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_56_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_56_cp_araddr_dvm_msb55to32_firstpart'>araddr_dvm_msb55to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_56_cp_araddr_dvm_secondpart_56'>araddr_dvm_secondpart_56</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>araddr_dvm_secondpart_56:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3, dvm_araddr_secondpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_secondpart_addr_range_56</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_56

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[55:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[55:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 araddr_dvm_secondpart_56 : Captures SecondPart of DVM of width56

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_secondpart_addr_range_56 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid and
 araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb55to32_firstpart and araddr_dvm_secondpart_56

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_48</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_48">trans_cross_ace_dvm_firstpart_secondpart_addr_range_48</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_48_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_48_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_48_cp_araddr_dvm_msb47to32_firstpart'>araddr_dvm_msb47to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_48_cp_araddr_dvm_secondpart_48'>araddr_dvm_secondpart_48</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>araddr_dvm_secondpart_48:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3, dvm_araddr_secondpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_secondpart_addr_range_48</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_48

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[47:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[47:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 araddr_dvm_secondpart_48 : Captures SecondPart of DVM of width48

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_secondpart_addr_range_48 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid and
 araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb47to32_firstpart and araddr_dvm_secondpart_48

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_44</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_44">trans_cross_ace_dvm_firstpart_secondpart_addr_range_44</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_44_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_44_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_44_cp_araddr_dvm_msb43to32_firstpart'>araddr_dvm_msb43to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_44_cp_araddr_dvm_secondpart_44'>araddr_dvm_secondpart_44</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_secondpart_44:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3, dvm_araddr_secondpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_secondpart_addr_range_44</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_44

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[43:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[43:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 araddr_dvm_secondpart_44 : Captures SecondPart of DVM of width44

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_secondpart_addr_range_44 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid and
 araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb43to32_firstpart and araddr_dvm_secondpart_44

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_40</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_40">trans_cross_ace_dvm_firstpart_secondpart_addr_range_40</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_40_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_40_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_40_cp_araddr_dvm_msb39to32_firstpart'>araddr_dvm_msb39to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_40_cp_araddr_dvm_secondpart_40'>araddr_dvm_secondpart_40</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_secondpart_40:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_secondpart_addr_range_40</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_40

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[39:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 araddr_dvm_secondpart_40 : Captures SecondPart of DVM of width40

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_secondpart_addr_range_40 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid and 
 araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb39to32_firstpart and araddr_dvm_secondpart_40

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES_MSB63TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_acdvm_hypervisor_type'>acdvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_acdvm_security_type'>acdvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_acdvm_addr_mode_bits'>acdvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_acaddr_dvm_msb63to32_firstpart'>acaddr_dvm_msb63to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>acdvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>acdvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>acdvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb63to32_firstpart:</b>dvm_acaddr_firstpart_range_1, dvm_acaddr_firstpart_range_2, dvm_acaddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_tlbinvl_modes_virtaddr_msb63to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 48 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_tlbinvl_modes_virtaddr_msb63to16 : Crosses coverpoints acdvm_message_type and acdvm_hypervisor_type and
 acdvm_security_type and acdvm_addr_mode_bits and acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid
 and acaddr_dvm_msb63to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES_MSB55TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_acdvm_hypervisor_type'>acdvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_acdvm_security_type'>acdvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_acdvm_addr_mode_bits'>acdvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_acaddr_dvm_msb55to32_firstpart'>acaddr_dvm_msb55to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>acdvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>acdvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>acdvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_tlbinvl_modes_virtaddr_msb55to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type, 
 invalidate address modes and virtual address range.
 The virtual address width is 40 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_tlbinvl_modes_virtaddr_msb55to16 : Crosses coverpoints acdvm_message_type and acdvm_hypervisor_type and 
 acdvm_security_type and acdvm_addr_mode_bits and acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid 
 and acaddr_dvm_msb55to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES_MSB43TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_acdvm_hypervisor_type'>acdvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_acdvm_security_type'>acdvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_acdvm_addr_mode_bits'>acdvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_acaddr_dvm_msb43to32_firstpart'>acaddr_dvm_msb43to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>acdvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>acdvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>acdvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_tlbinvl_modes_virtaddr_msb43to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 28 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_tlbinvl_modes_virtaddr_msb43to16 : Crosses coverpoints acdvm_message_type and acdvm_hypervisor_type and 
 acdvm_security_type and acdvm_addr_mode_bits and acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid
 and acaddr_dvm_msb43to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES_MSB39TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_acdvm_hypervisor_type'>acdvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_acdvm_security_type'>acdvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_acdvm_addr_mode_bits'>acdvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_acaddr_dvm_msb39to32_firstpart'>acaddr_dvm_msb39to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>acdvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>acdvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>acdvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_tlbinvl_modes_virtaddr_msb39to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage ofsnoop DVM TLB Invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 24 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_tlbinvl_modes_virtaddr_msb39to16 : Crosses coverpoints acdvm_message_type and acdvm_hypervisor_type and 
 acdvm_security_type and acdvm_addr_mode_bits and acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid
 and acaddr_dvm_msb39to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB47TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_acaddr_dvm_msb47to32_firstpart'>acaddr_dvm_msb47to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16_cp_snoop_dvm_message_phy_inst_cache_invl_bits'>snoop_dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>snoop_dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb47to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 32 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints acdvm_message_type and 
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and 
 acaddr_dvm_msb47to32_firstpart and snoop_dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB63TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_acaddr_dvm_msb63to32_firstpart'>acaddr_dvm_msb63to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16_cp_snoop_dvm_message_phy_inst_cache_invl_bits'>snoop_dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb63to32_firstpart:</b>dvm_acaddr_firstpart_range_1, dvm_acaddr_firstpart_range_2, dvm_acaddr_firstpart_range_3</li>
<li style='border: none;'>    <b>snoop_dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb63to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type, 
 invalidate address modes and virtual address range.
 The virtual address width is 48 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints acdvm_message_type and 
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and 
 acaddr_dvm_msb63to32_firstpart and snoop_dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB55TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_acaddr_dvm_msb55to32_firstpart'>acaddr_dvm_msb55to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16_cp_snoop_dvm_message_phy_inst_cache_invl_bits'>snoop_dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>snoop_dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb55to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type, 
 invalidate address modes and virtual address range.
 The virtual address width is 40 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints acdvm_message_type and 
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and 
 acaddr_dvm_msb55to32_firstpart and snoop_dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB43TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_acaddr_dvm_msb43to32_firstpart'>acaddr_dvm_msb43to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16_cp_snoop_dvm_message_phy_inst_cache_invl_bits'>snoop_dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>snoop_dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb43to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 28 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints acdvm_message_type and 
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and 
 acaddr_dvm_msb43to32_firstpart and snoop_dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB39TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_acaddr_dvm_msb39to32_firstpart'>acaddr_dvm_msb39to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16_cp_snoop_dvm_message_phy_inst_cache_invl_bits'>snoop_dvm_message_phy_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_physical_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>snoop_dvm_message_phy_inst_cache_invl_bits:</b>invl_by_pa_with_virt_index_sec_phy_inst_cache, invl_by_pa_with_virt_index_non_sec_phy_inst_cache</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb39to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 24 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints acdvm_message_type and 
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and 
 acaddr_dvm_msb39to32_firstpart and snoop_dvm_message_phy_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB63TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_acaddr_dvm_msb63to32_firstpart'>acaddr_dvm_msb63to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16_cp_snoop_dvm_message_virt_inst_cache_invl_bits'>snoop_dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb63to32_firstpart:</b>dvm_acaddr_firstpart_range_1, dvm_acaddr_firstpart_range_2, dvm_acaddr_firstpart_range_3</li>
<li style='border: none;'>    <b>snoop_dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb63to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 48 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits : Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints acdvm_message_type and 
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and 
 acaddr_dvm_msb63to32_firstpart and snoop_dvm_message_virt_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB55TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_acaddr_dvm_msb55to32_firstpart'>acaddr_dvm_msb55to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16_cp_snoop_dvm_message_virt_inst_cache_invl_bits'>snoop_dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>snoop_dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb55to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 40 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits : Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints acdvm_message_type and
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and
 acaddr_dvm_msb55to32_firstpart and snoop_dvm_message_virt_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB47TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_acaddr_dvm_msb47to32_firstpart'>acaddr_dvm_msb47to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16_cp_snoop_dvm_message_virt_inst_cache_invl_bits'>snoop_dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>snoop_dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb47to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 32 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits : Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints acdvm_message_type and 
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and 
 acaddr_dvm_msb47to32_firstpart and snoop_dvm_message_virt_inst_cache_invl_bits 

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB43TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_acaddr_dvm_msb43to32_firstpart'>acaddr_dvm_msb43to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16_cp_snoop_dvm_message_virt_inst_cache_invl_bits'>snoop_dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>snoop_dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb43to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 28 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits : Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints acdvm_message_type and 
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and 
 acaddr_dvm_msb43to32_firstpart and snoop_dvm_message_virt_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB39TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_acaddr_dvm_msb39to32_firstpart'>acaddr_dvm_msb39to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16_cp_snoop_dvm_message_virt_inst_cache_invl_bits'>snoop_dvm_message_virt_inst_cache_invl_bits</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_virtual_instruction_cache_invalidate</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>snoop_dvm_message_virt_inst_cache_invl_bits:</b>invl_all_non_sec_guest_os, invl_by_asid_and_va_non_sec_guest_os</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb39to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 24 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits : Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints acdvm_message_typ and
 acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid and 
 acaddr_dvm_msb39to32_firstpar and snoop_dvm_message_virt_inst_cache_invl_bits

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB63TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16_cp_acaddr_dvm_msb63to32_firstpart'>acaddr_dvm_msb63to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb63to32_firstpart:</b>dvm_acaddr_firstpart_range_1, dvm_acaddr_firstpart_range_2, dvm_acaddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_addr_range_msb63to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[63:32] and ARADDR[31:16].
 The total virtual address width is 48 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_addr_range_msb63to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb63to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB55TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16_cp_acaddr_dvm_msb55to32_firstpart'>acaddr_dvm_msb55to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_addr_range_msb55to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[55:32] and ARADDR[31:16].
 The total virtual address width is 40 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_addr_range_msb55to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and 
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb55to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB47TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16_cp_acaddr_dvm_msb47to32_firstpart'>acaddr_dvm_msb47to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_addr_range_msb47to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[47:32] and ARADDR[31:16].
 The total virtual address width is 32 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_addr_range_msb47to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb47to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB43TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16_cp_acaddr_dvm_msb43to32_firstpart'>acaddr_dvm_msb43to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_addr_range_msb43to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[43:32] and ARADDR[31:16].
 The total virtual address width is 28 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_addr_range_msb43to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and 
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb43to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB39TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16_cp_acaddr_dvm_msb39to32_firstpart'>acaddr_dvm_msb39to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_addr_range_msb39to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32] and ARADDR[31:16].
 The total virtual address width is 24 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_addr_range_msb39to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and 
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb39to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_64</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64_cp_acaddr_dvm_msb63to32_firstpart'>acaddr_dvm_msb63to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64_cp_acaddr_dvm_secondpart_64'>acaddr_dvm_secondpart_64</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb63to32_firstpart:</b>dvm_acaddr_firstpart_range_1, dvm_acaddr_firstpart_range_2, dvm_acaddr_firstpart_range_3</li>
<li style='border: none;'>    <b>acaddr_dvm_secondpart_64:</b>dvm_acaddr_secondpart_range_1, dvm_acaddr_secondpart_range_2, dvm_acaddr_secondpart_range_3, dvm_acaddr_secondpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_secondpart_addr_range_64</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[63:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[63:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 acaddr_dvm_secondpart_64 : Captures SecondPart of DVM of width64

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_secondpart_addr_range_64 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and 
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb63to32_firstpart and acaddr_dvm_secondpart_64

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_56</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56_cp_acaddr_dvm_msb55to32_firstpart'>acaddr_dvm_msb55to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56_cp_acaddr_dvm_secondpart_56'>acaddr_dvm_secondpart_56</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>acaddr_dvm_secondpart_56:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3, dvm_araddr_secondpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_secondpart_addr_range_56</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[55:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[55:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 acaddr_dvm_secondpart_56 : Captures SecondPart of DVM of width56

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_secondpart_addr_range_56 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb55to32_firstpart and acaddr_dvm_secondpart_56

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_48</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48_cp_acaddr_dvm_msb47to32_firstpart'>acaddr_dvm_msb47to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48_cp_acaddr_dvm_secondpart_48'>acaddr_dvm_secondpart_48</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
<li style='border: none;'>    <b>acaddr_dvm_secondpart_48:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3, dvm_araddr_secondpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_secondpart_addr_range_48</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[47:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[47:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 acaddr_dvm_secondpart_48 : Captures SecondPart of DVM of width48

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_secondpart_addr_range_48 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb47to32_firstpart and acaddr_dvm_secondpart_48

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_44</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44_cp_acaddr_dvm_msb43to32_firstpart'>acaddr_dvm_msb43to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44_cp_acaddr_dvm_secondpart_44'>acaddr_dvm_secondpart_44</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_secondpart_44:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3, dvm_araddr_secondpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_secondpart_addr_range_44</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[43:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[43:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 acaddr_dvm_secondpart_44 : Captures SecondPart of DVM of width44

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_secondpart_addr_range_44 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and 
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb43to32_firstpart and acaddr_dvm_secondpart_44

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_40</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40_cp_acaddr_dvm_msb39to32_firstpart'>acaddr_dvm_msb39to32_firstpart</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40_cp_acaddr_dvm_secondpart_40'>acaddr_dvm_secondpart_40</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_secondpart_40:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_dvm_firstpart_secondpart_addr_range_40</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[39:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[39:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 acaddr_dvm_secondpart_40 : Captures SecondPart of DVM of width40

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 snoop_dvm_firstpart_secondpart_addr_range_40 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid and 
 acaddr_dvm_firstpart_va_or_asid and acaddr_dvm_msb39to32_firstpart and acaddr_dvm_secondpart_40

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB63TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_ardvm_hypervisor_type'>ardvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_ardvm_security_type'>ardvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_ardvm_addr_mode_bits'>ardvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16_cp_araddr_dvm_msb63to32_firstpart'>araddr_dvm_msb63to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>ardvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>ardvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>ardvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb63to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_tlbinvl_modes_virtaddr_msb63to16</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 48 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 64.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_tlbinvl_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type and ardvm_hypervisor_type
 and ardvm_security_type and ardvm_addr_mode_bits and araddr_dvm_firstpart_va_or_vmid and
 araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb63to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB55TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_ardvm_hypervisor_type'>ardvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_ardvm_security_type'>ardvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_ardvm_addr_mode_bits'>ardvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16_cp_araddr_dvm_msb55to32_firstpart'>araddr_dvm_msb55to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>ardvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>ardvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>ardvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb55to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_tlbinvl_modes_virtaddr_msb55to16</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,
 invalidate address modes and virtual address range
 The virtual address width is 40 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 56.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_tlbinvl_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type and ardvm_hypervisor_type
 and ardvm_security_type and ardvm_addr_mode_bits and araddr_dvm_firstpart_va_or_vmid
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb55to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB47TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_ardvm_hypervisor_type'>ardvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_ardvm_security_type'>ardvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_ardvm_addr_mode_bits'>ardvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_araddr_dvm_msb47to32_firstpart'>araddr_dvm_msb47to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>ardvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>ardvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>ardvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_tlbinvl_modes_virtaddr_msb47to16</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 32 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_tlbinvl_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type and ardvm_hypervisor_type
 and ardvm_security_type and ardvm_addr_mode_bits and araddr_dvm_firstpart_va_or_vmid
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb47to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB43TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_ardvm_hypervisor_type'>ardvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_ardvm_security_type'>ardvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_ardvm_addr_mode_bits'>ardvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16_cp_araddr_dvm_msb43to32_firstpart'>araddr_dvm_msb43to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>ardvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>ardvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>ardvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb43to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_tlbinvl_modes_virtaddr_msb43to16</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 28 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 44.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_tlbinvl_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type and ardvm_hypervisor_type
 and ardvm_security_type and ardvm_addr_mode_bits and araddr_dvm_firstpart_va_or_vmid 
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb43to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_MODES</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB39TO16</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_ardvm_hypervisor_type'>ardvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_ardvm_security_type'>ardvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_ardvm_addr_mode_bits'>ardvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16_cp_araddr_dvm_msb39to32_firstpart'>araddr_dvm_msb39to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>ardvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>ardvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>ardvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_msb39to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3, dvm_araddr_firstpart_range_4</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_tlbinvl_modes_virtaddr_msb39to16</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 24 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 40.

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_tlbinvl_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type and ardvm_hypervisor_type
 and ardvm_security_type and ardvm_addr_mode_bits and araddr_dvm_firstpart_va_or_vmid 
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_msb39to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP_ARVALID_ARREADY_COVER_ACVALID_ACREADY_ACSNOOP</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_dvm_overlap_arvalid_arready_cover_acvalid_acready_acsnoop">trans_cross_dvm_overlap_arvalid_arready_cover_acvalid_acready_acsnoop</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_arvalid_arready_cover_acvalid_acready_acsnoop_cp_arvalid'>arvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_arvalid_arready_cover_acvalid_acready_acsnoop_cp_arready_0'>arready_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_arvalid_arready_cover_acvalid_acready_acsnoop_cp_acvalid'>acvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_arvalid_arready_cover_acvalid_acready_acsnoop_cp_acready'>acready</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_arvalid_arready_cover_acvalid_acready_acsnoop_cp_acsnoop'>acsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arvalid:</b>arvalid_val</li>
<li style='border: none;'>    <b>arready_0:</b>arready_val_0</li>
<li style='border: none;'>    <b>acvalid:</b>acvalid_val_1, acvalid_val_0</li>
<li style='border: none;'>    <b>acready:</b>acready_val_1, acready_val_0</li>
<li style='border: none;'>    <b>acsnoop:</b>acsnoop_val</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_case_dvm_arvalid_arready_acvalid_acready_acsnoop</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_dvm_overlap_arvalid_arready_cover_acvalid_acready_acsnoop

<p>
 This covergroup captures coverage related to DVM overlap case to cover acvalid=1 & acready=1
 & acsnoop=dvm when ARVALID == 1 and ARREADY == 0.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 arvalid : Captures ARVALID == 1

</li><li>
 arready_0 : Captures ARREADY == 0

</li><li>
 acvalid : Captures ACVALID == 1

</li><li>
 acready : Captures ACREADY == 1

</li><li>
 acsnnop : Captures ACSNOOP == DVM

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 overlap_case_dvm_arvalid_arready_acvalid_acready_acsnoop : Crosses coverpoints 
 arvaild and arready_0 and acvalid and acready and acsnoop

</li></ul>
 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP_AWVALID_AWREADY_COVER_ACVALID_ACREADY_ACSNOOP</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_dvm_overlap_awvalid_awready_cover_acvalid_acready_acsnoop">trans_cross_dvm_overlap_awvalid_awready_cover_acvalid_acready_acsnoop</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_awvalid_awready_cover_acvalid_acready_acsnoop_cp_awvalid'>awvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_awvalid_awready_cover_acvalid_acready_acsnoop_cp_awready_0'>awready_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_awvalid_awready_cover_acvalid_acready_acsnoop_cp_acvalid'>acvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_awvalid_awready_cover_acvalid_acready_acsnoop_cp_acready'>acready</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_awvalid_awready_cover_acvalid_acready_acsnoop_cp_acsnoop'>acsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awvalid:</b>awvalid_val</li>
<li style='border: none;'>    <b>awready_0:</b>awready_val_0</li>
<li style='border: none;'>    <b>acvalid:</b>acvalid_val_1, acvalid_val_0</li>
<li style='border: none;'>    <b>acready:</b>acready_val_1, acready_val_0</li>
<li style='border: none;'>    <b>acsnoop:</b>acsnoop_val</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_case_dvm_awvalid_high_awready_low_acvalid_acready_acsnoop</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_dvm_overlap_awvalid_awready_cover_acvalid_acready_acsnoop

<p>
 This covergroup captures coverage related to DVM overlap case to cover acvalid=1 & acready=1
 & acsnoop=dvm when AWVALID == 1 & AWREADY == 0.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 awvalid : Captures AWVALID == 1

</li><li>
 awready_0 : Captures AWREADY == 0

</li><li>
 acvalid : Captures ACVALID == 1

</li><li>
 acready : Captures ACREADY == 1

</li><li>
 acsnnop : Captures ACSNOOP == DVM

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 overlap_case_dvm_awvalid_high_awready_low_acvalid_acready_acsnoop : Crosse coverpoints 
 awvalid and awready_0 and acvalid and acready and acsnoop

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP_RVALID_RREADY_COVER_ACVALID_ACREADY_ACSNOOP</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_dvm_overlap_rvalid_rready_cover_acvalid_acready_acsnoop">trans_cross_dvm_overlap_rvalid_rready_cover_acvalid_acready_acsnoop</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_rvalid_rready_cover_acvalid_acready_acsnoop_cp_rvalid_1'>rvalid_1</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_rvalid_rready_cover_acvalid_acready_acsnoop_cp_rready_0'>rready_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_rvalid_rready_cover_acvalid_acready_acsnoop_cp_acvalid'>acvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_rvalid_rready_cover_acvalid_acready_acsnoop_cp_acready'>acready</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_rvalid_rready_cover_acvalid_acready_acsnoop_cp_acsnoop'>acsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>rvalid_1:</b>rvalid_val_1</li>
<li style='border: none;'>    <b>rready_0:</b>rready_val_0</li>
<li style='border: none;'>    <b>acvalid:</b>acvalid_val_1, acvalid_val_0</li>
<li style='border: none;'>    <b>acready:</b>acready_val_1, acready_val_0</li>
<li style='border: none;'>    <b>acsnoop:</b>acsnoop_val</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_case_dvm_rvalid_high_rready_low_acvalid_acready_acsnoop</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_dvm_overlap_rvalid_rready_cover_acvalid_acready_acsnoop

<p>
 This covergroup captures coverage related to DVM overlap case to cover acvalid=1 & acready=1
 & acsnoop=dvm when RVALID == 1 & RREADY == 0.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 rvalid_1 : Captures RVALID == 1

</li><li>
 rready_0 : Captures RREADY == 0

</li><li>
 acvalid : Captures ACVALID == 1

</li><li>
 acready : Captures ACREADY == 1

</li><li>
 acsnnop : Captures ACSNOOP == DVM

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 overlap_case_dvm_rvalid_high_rready_low_acvalid_acready_acsnoop : Crosses coverpoints 
 rvalid_1 and rready_0 and acvalid and cready and acsnoop

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP_BVALID_BREADY_COVER_ACVALID_ACREADY_ACSNOOP</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_dvm_overlap_bvalid_bready_cover_acvalid_acready_acsnoop">trans_cross_dvm_overlap_bvalid_bready_cover_acvalid_acready_acsnoop</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_bvalid_bready_cover_acvalid_acready_acsnoop_cp_bvalid_1'>bvalid_1</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_bvalid_bready_cover_acvalid_acready_acsnoop_cp_bready_0'>bready_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_bvalid_bready_cover_acvalid_acready_acsnoop_cp_acvalid'>acvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_bvalid_bready_cover_acvalid_acready_acsnoop_cp_acready'>acready</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_bvalid_bready_cover_acvalid_acready_acsnoop_cp_acsnoop'>acsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>bvalid_1:</b>bvalid_val_1</li>
<li style='border: none;'>    <b>bready_0:</b>bready_val_0</li>
<li style='border: none;'>    <b>acvalid:</b>acvalid_val_1, acvalid_val_0</li>
<li style='border: none;'>    <b>acready:</b>acready_val_1, acready_val_0</li>
<li style='border: none;'>    <b>acsnoop:</b>acsnoop_val</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_case_dvm_bvalid_high_bready_low_acvalid_acready_acsnoop</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_dvm_overlap_bvalid_bready_cover_acvalid_acready_acsnoop

<p>
 This covergroup captures coverage related to DVM overlap case to cover acvalid=1 & acready=1
 & acsnoop=dvm when BVALID == 1 & BREADY == 0.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 bvalid_1 : Captures BVALID == 1

</li><li>
 bready_0 : Captures BREADY == 0

</li><li>
 acvalid : Captures ACVALID == 1

</li><li>
 acready : Captures ACREADY == 1

</li><li>
 acsnnop : Captures ACSNOOP == DVM

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 overlap_case_dvm_bvalid_high_bready_low_acvalid_acready_acsnoop : Crosses coverpoints 
 bvalid_1 and bready_0 and acvalid and acready and acsnoop

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP_ARVALID_ARREADY_COVER_CRVALID_CRREADY</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_dvm_overlap_arvalid_arready_cover_crvalid_crready">trans_cross_dvm_overlap_arvalid_arready_cover_crvalid_crready</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_arvalid_arready_cover_crvalid_crready_cp_arvalid'>arvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_arvalid_arready_cover_crvalid_crready_cp_arready_0'>arready_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_arvalid_arready_cover_crvalid_crready_cp_crvalid'>crvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_arvalid_arready_cover_crvalid_crready_cp_crready'>crready</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arvalid:</b>arvalid_val</li>
<li style='border: none;'>    <b>arready_0:</b>arready_val_0</li>
<li style='border: none;'>    <b>crvalid:</b>crvalid_val_1, crvalid_val_0</li>
<li style='border: none;'>    <b>crready:</b>crready_val_1, crready_val_0</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_case_dvm_arvalid_high_arready_low_crvalid_crready</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_dvm_overlap_arvalid_arready_cover_crvalid_crready

<p>
 This covergroup captures coverage related to DVM overlap case to cover crvalid=1 & crready=1
 when ARVALID == 1 and ARREADY == 0.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 arvalid : Captures ARVALID == 1

</li><li>
 arready_0 : Captures ARREADY == 0

</li><li>
 crvalid : Captures CRVALID == 1

</li><li>
 crready : Captures CRREADY == 1

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 overlap_case_dvm_arvalid_high_arready_low_crvalid_crready : Crosses coverpoints 
 arvalid and arready_0 and crvalid and crready 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP_AWVALID_AWREADY_COVER_CRVALID_CRREADY</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_dvm_overlap_awvalid_awready_cover_crvalid_crready">trans_cross_dvm_overlap_awvalid_awready_cover_crvalid_crready</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_awvalid_awready_cover_crvalid_crready_cp_awvalid'>awvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_awvalid_awready_cover_crvalid_crready_cp_awready_0'>awready_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_awvalid_awready_cover_crvalid_crready_cp_crvalid'>crvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_awvalid_awready_cover_crvalid_crready_cp_crready'>crready</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awvalid:</b>awvalid_val</li>
<li style='border: none;'>    <b>awready_0:</b>awready_val_0</li>
<li style='border: none;'>    <b>crvalid:</b>crvalid_val_1, crvalid_val_0</li>
<li style='border: none;'>    <b>crready:</b>crready_val_1, crready_val_0</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_case_dvm_awvalid_high_awready_low_crvalid_crready</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_dvm_overlap_awvalid_awready_cover_crvalid_crready

<p>
 This covergroup captures coverage related to DVM overlap case to cover crvalid=1 & crready=1
 when AWVALID == 1 & AWREADY == 0.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 awvalid : Captures AWVALID == 1

</li><li>
 awready_0 : Captures AWREADY == 0

</li><li>
 crvalid : Captures CRVALID == 1

</li><li>
 crready : Captures CRREADY == 1

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 overlap_case_dvm_awvalid_high_awready_low_crvalid_crready : Crosses coverpoints 
 awvalid and awready_0 and crvalid and crready 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP_RVALID_RREADY_COVER_CRVALID_CRREADY</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_dvm_overlap_rvalid_rready_cover_crvalid_crready">trans_cross_dvm_overlap_rvalid_rready_cover_crvalid_crready</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_rvalid_rready_cover_crvalid_crready_cp_rvalid_1'>rvalid_1</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_rvalid_rready_cover_crvalid_crready_cp_rready_0'>rready_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_rvalid_rready_cover_crvalid_crready_cp_crvalid'>crvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_rvalid_rready_cover_crvalid_crready_cp_crready'>crready</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>rvalid_1:</b>rvalid_val_1</li>
<li style='border: none;'>    <b>rready_0:</b>rready_val_0</li>
<li style='border: none;'>    <b>crvalid:</b>crvalid_val_1, crvalid_val_0</li>
<li style='border: none;'>    <b>crready:</b>crready_val_1, crready_val_0</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_case_dvm_rvalid_high_rready_low_crvalid_crready</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_dvm_overlap_rvalid_rready_cover_crvalid_crready

<p>
 This covergroup captures coverage related to DVM overlap case to cover crvalid=1 & crready=1
 when RVALID == 1 & RREADY == 0.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 rvalid_1 : Captures RVALID == 1

</li><li>
 rready_0 : Captures RREADY == 0

</li><li>
 crvalid : Captures CRVALID == 1

</li><li>
 crready : Captures CRREADY == 1

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 overlap_case_dvm_rvalid_high_rready_low_crvalid_crready : Crosses coverpoints 
 rvalid_1 and rready_0 and crvalid and crready 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DVM_OVERLAP_BVALID_BREADY_COVER_CRVALID_CRREADY</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_dvm_overlap_bvalid_bready_cover_crvalid_crready">trans_cross_dvm_overlap_bvalid_bready_cover_crvalid_crready</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_bvalid_bready_cover_crvalid_crready_cp_bvalid_1'>bvalid_1</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_bvalid_bready_cover_crvalid_crready_cp_bready_0'>bready_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_bvalid_bready_cover_crvalid_crready_cp_crvalid'>crvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_dvm_overlap_bvalid_bready_cover_crvalid_crready_cp_crready'>crready</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>bvalid_1:</b>bvalid_val_1</li>
<li style='border: none;'>    <b>bready_0:</b>bready_val_0</li>
<li style='border: none;'>    <b>crvalid:</b>crvalid_val_1, crvalid_val_0</li>
<li style='border: none;'>    <b>crready:</b>crready_val_1, crready_val_0</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_case_dvm_bvalid_high_bready_low_crvalid_crready</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_dvm_overlap_bvalid_bready_cover_crvalid_crready

<p>
 This covergroup captures coverage related to DVM overlap case to cover crvalid=1 & crready=1
 when BVALID == 1 & BREADY == 0.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 bvalid_1 : Captures BVALID == 1

</li><li>
 bready_0 : Captures BREADY == 0

</li><li>
 crvalid : Captures CRVALID == 1

</li><li>
 crready : Captures CRREADY == 1

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 overlap_case_dvm_bvalid_high_bready_low_crvalid_crready : Crosses coverpoints 
 bvalid_1 and bready_0 and crvalid and crready 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_VALID_READY_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_signal_master_slave_valid_ready_dependency">signal_master_slave_valid_ready_dependency</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_AWVALID_AWREADY_Dependency'>AWVALID_AWREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_AWVALID_WREADY_Dependency'>AWVALID_WREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_AWVALID_RVALID_Dependency'>AWVALID_RVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_AWVALID_BVALID_Dependency'>AWVALID_BVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_WVALID_AWREADY_Dependency'>WVALID_AWREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_WVALID_WREADY_Dependency'>WVALID_WREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_WVALID_RVALID_Dependency'>WVALID_RVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_WVALID_BVALID_Dependency'>WVALID_BVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_RREADY_AWREADY_Dependency'>RREADY_AWREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_RREADY_WREADY_Dependency'>RREADY_WREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_RREADY_RVALID_Dependency'>RREADY_RVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_RREADY_BVALID_Dependency'>RREADY_BVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_BREADY_AWREADY_Dependency'>BREADY_AWREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_BREADY_WREADY_Dependency'>BREADY_WREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_BREADY_RVALID_Dependency'>BREADY_RVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_slave_valid_ready_dependency_cp_BREADY_BVALID_Dependency'>BREADY_BVALID_Dependency</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>AWVALID_AWREADY_Dependency:</b>AWVALID_and_AWREADY</li>
<li style='border: none;'>    <b>AWVALID_WREADY_Dependency:</b>AWVALID_and_WREADY</li>
<li style='border: none;'>    <b>AWVALID_RVALID_Dependency:</b>AWVALID_and_RVALID</li>
<li style='border: none;'>    <b>AWVALID_BVALID_Dependency:</b>AWVALID_and_BVALID</li>
<li style='border: none;'>    <b>WVALID_AWREADY_Dependency:</b>WVALID_and_AWREADY</li>
<li style='border: none;'>    <b>WVALID_WREADY_Dependency:</b>WVALID_and_WREADY</li>
<li style='border: none;'>    <b>WVALID_RVALID_Dependency:</b>WVALID_and_RVALID</li>
<li style='border: none;'>    <b>WVALID_BVALID_Dependency:</b>WVALID_and_BVALID</li>
<li style='border: none;'>    <b>RREADY_AWREADY_Dependency:</b>RREADY_and_AWREADY</li>
<li style='border: none;'>    <b>RREADY_WREADY_Dependency:</b>RREADY_and_WREADY</li>
<li style='border: none;'>    <b>RREADY_RVALID_Dependency:</b>RREADY_and_RVALID</li>
<li style='border: none;'>    <b>RREADY_BVALID_Dependency:</b>RREADY_and_BVALID</li>
<li style='border: none;'>    <b>BREADY_AWREADY_Dependency:</b>BREADY_and_AWREADY</li>
<li style='border: none;'>    <b>BREADY_WREADY_Dependency:</b>BREADY_and_WREADY</li>
<li style='border: none;'>    <b>BREADY_RVALID_Dependency:</b>BREADY_and_RVALID</li>
<li style='border: none;'>    <b>BREADY_BVALID_Dependency:</b>BREADY_and_BVALID</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: signal_master_slave_valid_ready_dependency

<p>
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal AWVALID has to remain deasserted for N clocks (user
 input) after AWREADY is deasserted, then coverpoint AWVALID_AWREADY_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a>.
 It is constructed when port_kind is AXI_MASTER or AXI_SLAVE & valid_ready_dependency_coverage_enable is set to 1.

<p>
 Coverpoints:

<ul><li>
 AWVALID_AWREADY_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 AWVALID_WREADY_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wready_dependency">cov_num_clks_awvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 AWVALID_RVALID_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rvalid_dependency">cov_num_clks_awvalid_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 AWVALID_BVALID_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bvalid_dependency">cov_num_clks_awvalid_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 WVALID_AWREADY_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awready_dependency">cov_num_clks_wvalid_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 WVALID_WREADY_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_wready_dependency">cov_num_clks_wvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 WVALID_RVALID_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rvalid_dependency">cov_num_clks_wvalid_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 WVALID_BVALID_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bvalid_dependency">cov_num_clks_wvalid_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 RREADY_AWREADY_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awready_dependency">cov_num_clks_rready_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 RREADY_WREADY_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wready_dependency">cov_num_clks_rready_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 RREADY_RVALID_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rready_rvalid_dependency">cov_num_clks_rready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 RREADY_BVALID_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bvalid_dependency">cov_num_clks_rready_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 BREADY_AWREADY_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awready_dependency">cov_num_clks_bready_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 BREADY_WREADY_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wready_dependency">cov_num_clks_bready_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 BREADY_RVALID_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rvalid_dependency">cov_num_clks_bready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 BREADY_BVALID_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bready_bvalid_dependency">cov_num_clks_bready_bvalid_dependency</a>) after BVALID is deasserted.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_VALID_READY_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_signal_master_valid_ready_dependency">signal_master_valid_ready_dependency</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_AWVALID_WVALID_Dependency'>AWVALID_WVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_AWVALID_RREADY_Dependency'>AWVALID_RREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_AWVALID_BREADY_Dependency'>AWVALID_BREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_WVALID_AWVALID_Dependency'>WVALID_AWVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_WVALID_RREADY_Dependency'>WVALID_RREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_WVALID_BREADY_Dependency'>WVALID_BREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_RREADY_AWVALID_Dependency'>RREADY_AWVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_RREADY_WVALID_Dependency'>RREADY_WVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_RREADY_BREADY_Dependency'>RREADY_BREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_BREADY_AWVALID_Dependency'>BREADY_AWVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_BREADY_WVALID_Dependency'>BREADY_WVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_master_valid_ready_dependency_cp_BREADY_RREADY_Dependency'>BREADY_RREADY_Dependency</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>AWVALID_WVALID_Dependency:</b>AWVALID_and_WVALID</li>
<li style='border: none;'>    <b>AWVALID_RREADY_Dependency:</b>AWVALID_and_RREADY</li>
<li style='border: none;'>    <b>AWVALID_BREADY_Dependency:</b>AWVALID_and_BREADY</li>
<li style='border: none;'>    <b>WVALID_AWVALID_Dependency:</b>WVALID_and_AWVALID</li>
<li style='border: none;'>    <b>WVALID_RREADY_Dependency:</b>AWVALID_and_RREADY</li>
<li style='border: none;'>    <b>WVALID_BREADY_Dependency:</b>WVALID_and_BREADY</li>
<li style='border: none;'>    <b>RREADY_AWVALID_Dependency:</b>RREADY_and_AWVALID</li>
<li style='border: none;'>    <b>RREADY_WVALID_Dependency:</b>RREADY_and_WVALID</li>
<li style='border: none;'>    <b>RREADY_BREADY_Dependency:</b>RREADY_and_BREADY</li>
<li style='border: none;'>    <b>BREADY_AWVALID_Dependency:</b>BREADY_and_AWVALID</li>
<li style='border: none;'>    <b>BREADY_WVALID_Dependency:</b>BREADY_and_WVALID</li>
<li style='border: none;'>    <b>BREADY_RREADY_Dependency:</b>BREADY_and_RREADY</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: signal_master_valid_ready_dependency

<p>
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal AWVALID has to remain deasserted for N clocks (user
 input) after wvalid is deasserted, then coverpoint AWVALID_WVALID_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wvalid_dependency">cov_num_clks_awvalid_wvalid_dependency</a>.
 It is constructed when port_kind is AXI_MASTER or AXI_SLAVE & valid_ready_dependency_coverage_enable is set to 1.

<p>
 Coverpoints:

<ul><li>
 AWVALID_WVALID_Dependency: Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wvalid_dependency">cov_num_clks_awvalid_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 AWVALID_RREADY_Dependency: Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rready_dependency">cov_num_clks_awvalid_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 AWVALID_BREADY_Dependency: Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bready_dependency">cov_num_clks_awvalid_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 WVALID_AWVALID_Dependency: Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awvalid_dependency">cov_num_clks_wvalid_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 WVALID_RREADY_Dependency: Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rready_dependency">cov_num_clks_wvalid_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 WVALID_BREADY_Dependency: Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bready_dependency">cov_num_clks_wvalid_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 RREADY_AWVALID_Dependency: Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awvalid_dependency">cov_num_clks_rready_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 RREADY_WVALID_Dependency: Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wvalid_dependency">cov_num_clks_rready_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 RREADY_BREADY_Dependency: Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bready_dependency">cov_num_clks_rready_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 BREADY_AWVALID_Dependency: Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awvalid_dependency">cov_num_clks_bready_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 BREADY_WVALID_Dependency: Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wvalid_dependency">cov_num_clks_bready_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 BREADY_RREADY_Dependency: Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rready_dependency">cov_num_clks_bready_rready_dependency</a>) after RREADY is deasserted.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_VALID_READY_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_signal_slave_master_valid_ready_dependency">signal_slave_master_valid_ready_dependency</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_AWREADY_AWVALID_Dependency'>AWREADY_AWVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_AWREADY_WVALID_Dependency'>AWREADY_WVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_AWREADY_RVALID_Dependency'>AWREADY_RVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_AWREADY_BVALID_Dependency'>AWREADY_BVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_WREADY_AWVALID_Dependency'>WREADY_AWVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_WREADY_WVALID_Dependency'>WREADY_WVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_WREADY_RREADY_Dependency'>WREADY_RREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_WREADY_BREADY_Dependency'>WREADY_BREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_RVALID_AWREADY_Dependency'>RVALID_AWREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_RVALID_WREADY_Dependency'>RVALID_WREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_RVALID_RREADY_Dependency'>RVALID_RREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_RVALID_BREADY_Dependency'>RVALID_BREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_BVALID_AWREADY_Dependency'>BVALID_AWREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_BVALID_WREADY_Dependency'>BVALID_WREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_BVALID_RREADY_Dependency'>BVALID_RREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_master_valid_ready_dependency_cp_BVALID_BREADY_Dependency'>BVALID_BREADY_Dependency</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>AWREADY_AWVALID_Dependency:</b>AWREADY_and_AWVALID</li>
<li style='border: none;'>    <b>AWREADY_WVALID_Dependency:</b>AWREADY_and_WVALID</li>
<li style='border: none;'>    <b>AWREADY_RVALID_Dependency:</b>AWREADY_and_RVALID</li>
<li style='border: none;'>    <b>AWREADY_BVALID_Dependency:</b>AWREADY_and_BVALID</li>
<li style='border: none;'>    <b>WREADY_AWVALID_Dependency:</b>WREADY_and_AWVALID</li>
<li style='border: none;'>    <b>WREADY_WVALID_Dependency:</b>WREADY_and_WVALID</li>
<li style='border: none;'>    <b>WREADY_RREADY_Dependency:</b>WREADY_and_RREADY</li>
<li style='border: none;'>    <b>WREADY_BREADY_Dependency:</b>WREADY_and_BREADY</li>
<li style='border: none;'>    <b>RVALID_AWREADY_Dependency:</b>RVALID_and_AWREADY</li>
<li style='border: none;'>    <b>RVALID_WREADY_Dependency:</b>RVALID_and_WREADY</li>
<li style='border: none;'>    <b>RVALID_RREADY_Dependency:</b>RVALID_and_RREADY</li>
<li style='border: none;'>    <b>RVALID_BREADY_Dependency:</b>RVALID_and_BREADY</li>
<li style='border: none;'>    <b>BVALID_AWREADY_Dependency:</b>BVALID_and_AWREADY</li>
<li style='border: none;'>    <b>BVALID_WREADY_Dependency:</b>BVALID_and_WREADY</li>
<li style='border: none;'>    <b>BVALID_RREADY_Dependency:</b>BVALID_and_RREADY</li>
<li style='border: none;'>    <b>BVALID_BREADY_Dependency:</b>BVALID_and_BREADY</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: signal_slave_master_valid_ready_dependency

<p>
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal AWREADY has to remain deasserted for N clocks (user
 input) after AWVALID is deasserted, then coverpoint AWREADY_AWVALID_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a>.
 It is constructed when port_kind is AXI_MASTER or AXI_SLAVE & valid_ready_dependency_coverage_enable is set to 1. 

<p>
 Coverpoints:

<ul><li>
 AWREADY_AWVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_awvalid_dependency">cov_num_clks_awready_and_awvalid_dependency</a>) after AWVALIDis deasserted.

</li><li>
 AWREADY_WVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_wvalid_dependency">cov_num_clks_awready_and_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 AWREADY_RVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_rvalid_dependency">cov_num_clks_awready_and_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 AWREADY_BVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_bvalid_dependency">cov_num_clks_awready_and_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 WREADY_AWVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_awvalid_dependency">cov_num_clks_wready_and_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 WREADY_WVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_wvalid_dependency">cov_num_clks_wready_and_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 WREADY_RREADY_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_rready_dependency">cov_num_clks_wready_and_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 WREADY_BREADY_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_bready_dependency">cov_num_clks_wready_and_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 RVALID_AWREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_awready_dependency">cov_num_clks_rvalid_and_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 RVALID_WREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_wready_dependency">cov_num_clks_rvalid_and_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 RVALID_RREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_rready_dependency">cov_num_clks_rvalid_and_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 RVALID_BREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_bready_dependency">cov_num_clks_rvalid_and_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 BVALID_AWREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_awready_dependency">cov_num_clks_bvalid_and_awready_dependency</a>) afterAWREADY is deasserted.

</li><li>
 BVALID_WREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_wready_dependency">cov_num_clks_bvalid_and_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 BVALID_RREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_rready_dependency">cov_num_clks_bvalid_and_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 BVALID_BREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_bready_dependency">cov_num_clks_bvalid_and_bready_dependency</a>) after BREADY is deasserted.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_VALID_READY_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_signal_slave_valid_ready_dependency">signal_slave_valid_ready_dependency</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_WREADY_ARREADY_Dependency'>WREADY_ARREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_WREADY_RVALID_Dependency'>WREADY_RVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_WREADY_BVALID_Dependency'>WREADY_BVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_ARREADY_WREADY_Dependency'>ARREADY_WREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_ARREADY_RVALID_Dependency'>ARREADY_RVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_ARREADY_BVALID_Dependency'>ARREADY_BVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_RVALID_ARREADY_Dependency'>RVALID_ARREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_RVALID_WREADY_Dependency'>RVALID_WREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_RVALID_BVALID_Dependency'>RVALID_BVALID_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_BVALID_ARREADY_Dependency'>BVALID_ARREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_BVALID_WREADY_Dependency'>BVALID_WREADY_Dependency</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_signal_slave_valid_ready_dependency_cp_BVALID_RVALID_Dependency'>BVALID_RVALID_Dependency</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>WREADY_ARREADY_Dependency:</b>WREADY_and_ARREADY</li>
<li style='border: none;'>    <b>WREADY_RVALID_Dependency:</b>WREADY_and_RVALID</li>
<li style='border: none;'>    <b>WREADY_BVALID_Dependency:</b>WREADY_and_BVALID</li>
<li style='border: none;'>    <b>ARREADY_WREADY_Dependency:</b>ARREADY_and_WREADY</li>
<li style='border: none;'>    <b>ARREADY_RVALID_Dependency:</b>ARREADY_and_RVALID</li>
<li style='border: none;'>    <b>ARREADY_BVALID_Dependency:</b>ARREADY_and_BVALID</li>
<li style='border: none;'>    <b>RVALID_ARREADY_Dependency:</b>RVALID_and_ARREADY</li>
<li style='border: none;'>    <b>RVALID_WREADY_Dependency:</b>RVALID_and_WREADY</li>
<li style='border: none;'>    <b>RVALID_BVALID_Dependency:</b>RVALID_and_BVALID</li>
<li style='border: none;'>    <b>BVALID_ARREADY_Dependency:</b>BVALID_and_ARREADY</li>
<li style='border: none;'>    <b>BVALID_WREADY_Dependency:</b>BVALID_and_WREADY</li>
<li style='border: none;'>    <b>BVALID_RVALID_Dependency:</b>BVALID_and_RVALID</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: signal_slave_valid_ready_dependency

<p>
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal WREADY has to remain deasserted for N clocks (user
 input) after arready is deasserted, then coverpoint WREADY_ARREADY_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wready_arready_dependency">cov_num_clks_wready_arready_dependency</a>.
 It is constructed when port_kind is AXI_MASTER or AXI_SLAVE & valid_ready_dependency_coverage_enable is set to 1.

<p>
 Coverpoints:

<ul><li>
 WREADY_ARREADY_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wready_arready_dependency">cov_num_clks_wready_arready_dependency</a>) after ARREADY is deasserted.

</li><li>
 WREADY_RVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wready_rvalid_dependency">cov_num_clks_wready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 WREADY_BVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_wready_bvalid_dependency">cov_num_clks_wready_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 ARREADY_WREADY_Dependency : Will get hit if ARREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_arready_wready_dependency">cov_num_clks_arready_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 ARREADY_RVALID_Dependency : Will get hit if ARREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_arready_rvalid_dependency">cov_num_clks_arready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 ARREADY_BVALID_Dependency : Will get hit if ARREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_arready_bvalid_dependency">cov_num_clks_arready_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 RVALID_ARREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_arready_dependency">cov_num_clks_rvalid_arready_dependency</a>) after ARREADY is deasserted.

</li><li>
 RVALID_WREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_wready_dependency">cov_num_clks_rvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 RVALID_BVALID_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_bvalid_dependency">cov_num_clks_rvalid_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 BVALID_ARREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_arready_dependency">cov_num_clks_bvalid_arready_dependency</a>) after ARREADY is deasserted.

</li><li>
 BVALID_WREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_wready_dependency">cov_num_clks_bvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 BVALID_RVALID_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_rvalid_dependency">cov_num_clks_bvalid_rvalid_dependency</a>) after RVALID is deasserted.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_STREAM_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi4_stream_delay">trans_axi4_stream_delay</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi4_stream_delay_cp_TVALID_Delay'>TVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi4_stream_delay_cp_TREADY_Delay'>TREADY_Delay</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>TVALID_Delay:</b>tvalid_delay_min, tvalid_delay_mid, tvalid_delay_max</li>
<li style='border: none;'>    <b>TREADY_Delay:</b>tready_delay_min, tready_delay_mid, tready_delay_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_meta_axi_read

<p>
 This Covergroup captures delay scenarios for tvalid signal for AXI4_STREAM.
 It is constructed and sampled when interface type is AXI4_STREAM & trans_axi4_stream_delay_enable is asserted.

<p>
 Coverpoints:

<ul><li>
 TVALID_Delay: Captures min, mid and max range of delay signal tvalid

</li><li>
 TREADY_Delay: Captures min, mid and max range of delay signal tready

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_STREAM_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_stream_xact_type_tid_tdest">trans_cross_stream_xact_type_tid_tdest</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_stream_xact_type_tid_tdest_cp_stream_xact_type'>stream_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_stream_xact_type_tid_tdest_cp_stream_tid'>stream_tid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_stream_xact_type_tid_tdest_cp_stream_tdest'>stream_tdest</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>stream_xact_type:</b>byte_stream, continuous_aligned_stream, continuous_unaligned_stream, sparse_stream, user_stream</li>
<li style='border: none;'>    <b>stream_tid:</b>tid_within_range</li>
<li style='border: none;'>    <b>stream_tdest:</b>tdest_within_range</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>trans_cross_stream_xact_type_tid</li>
<li style='border: none;'>trans_cross_stream_xact_type_tdest</li>
<li style='border: none;'>trans_cross_stream_xact_type_tid_tdest</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_stream_xact_type_tid_tdest

<p>
 This Covergroup captures stream xact_type, stream tid and stream tdest.
 It is constructed when interface_type is AXI4_STREAM and trans_cross_stream_xact_type_tid_tdest_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 stream_xact_type: Captures the type of stream 

</li><li>
 stream_tid: Captures the value of TID 

</li><li>
 stream_tdest: Captures the value of TDEST

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 trans_cross_stream_xact_type_tid_tdest: Crosses cover points stream_xact_type, stream_tid and stream_tdest

</li><li>
 trans_cross_stream_xact_type_tid: Crosses coverpoints stream_xact_type and stream_tid 

</li><li>
 trans_cross_stream_xact_type_tdest: Crosses coverpoints stream_xact_type and stream_tdest

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_STREAM_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_meta_axi4_stream">trans_meta_axi4_stream</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi4_stream_cp_TVALID_to_TREADY_Delay'>TVALID_to_TREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi4_stream_cp_TVALID_to_prev_TVALID_Delay'>TVALID_to_prev_TVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi4_stream_cp_TVALID_before_TREADY'>TVALID_before_TREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi4_stream_cp_TREADY_before_TVALID'>TREADY_before_TVALID</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>TVALID_to_TREADY_Delay:</b>tvalid_to_tready_delay_min, tvalid_to_tready_delay_mid, tvalid_to_tready_delay_max</li>
<li style='border: none;'>    <b>TVALID_to_prev_TVALID_Delay:</b>tvalid_to_prev_tvalid_delay_min, tvalid_to_prev_tvalid_delay_mid, tvalid_to_prev_tvalid_delay_max</li>
<li style='border: none;'>    <b>TVALID_before_TREADY:</b>tvalid_before_tready</li>
<li style='border: none;'>    <b>TREADY_before_TVALID:</b>tready_before_tvalid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_meta_axi4_stream

<p>
 This Covergroup captures delay scenarios for tvalid and tready for AXI4_STREAM.
 It is constructed and sampled when interface type is AXI4_STREAM & trans_meta_axi4_stream_enable is asserted.

<p>
 Coverpoints:

<ul><li>
 TVALID_to_TREADY_Delay: Captures min, mid and max range of delays between signals tvalid and tready

</li><li>
 TVALID_to_prev_TVALID_Delay: Captures min, mid and max range of delays between current and previous tvalid signals

</li><li>
 TVALID_before_TREADY: Captures if TVALID signal comes before TREADY signal 

</li><li>
 TREADY_before_TVALID: Captures if TREADY signal comes before TVALID signal 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_MASTER_TO_SLAVE_PATH`</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_MASTER_TO_SLAVE_PATH_ACCESS_ACE</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_master_to_slave_path_access_ace">trans_cross_master_to_slave_path_access_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_ace_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_ace_cp_all_slaves'>all_slaves</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_ace_cp_slaves_excluding_register_space'>slaves_excluding_register_space</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>all_slaves:</b>slvs_b</li>
<li style='border: none;'>    <b>slaves_excluding_register_space:</b>slvs_no_cfg_b</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>cross_read_xact_type_with_slave</li>
<li style='border: none;'>cross_write_xact_type_with_slave</li>
</ul></td><td class="FixedMemberList" valign="center">
 This Covergroup captures attributes for coherant read and write type, 
 for all slaves 
 It is constructed when interface type is AXI_ACE or ACE_LITE and 
 trans_cross_master_to_slave_path_access_ace_enable is set to 1.
 Covergroup: trans_cross_master_to_slave_path_access_ace

<p>
 Coverpoints:

<p>

<ul><li>
 all_slaves : Captures all participating path cov slaves

</li><li>
 slaves_excluding_register_space : Captures all non axi/ace register address space slaves

</li><li>
 coherent_read_xact_type: Captures readonce coherent read transaction

</li><li>
 coherent_write_xact_type: Captures coherent write transaction

</li></ul>

 Cross coverpoints:

<ul><li>
 cross_read_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_read_xact_type

</li><li>
 cross_write_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_write_xact_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_MASTER_TO_SLAVE_PATH`</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_MASTER_TO_SLAVE_PATH_ACCESS_AXI4</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_master_to_slave_path_access_axi4">trans_cross_master_to_slave_path_access_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_all_slaves'>all_slaves</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_slaves_excluding_register_space'>slaves_excluding_register_space</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_ex_xact_type'>axi_ex_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_burst_size'>axi_burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_response_type'>axi_response_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_burst_len'>axi_burst_len</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_address_aligned'>axi_address_aligned</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_wstrb_beat_0'>axi_wstrb_beat_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_wstrb_beat_1'>axi_wstrb_beat_1</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_wstrb_beat_2'>axi_wstrb_beat_2</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_wstrb_beat_3'>axi_wstrb_beat_3</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi4_cp_axi_wstrb_beat_15'>axi_wstrb_beat_15</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>all_slaves:</b>slvs_b</li>
<li style='border: none;'>    <b>slaves_excluding_register_space:</b>slvs_no_cfg_b</li>
<li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>axi_ex_xact_type:</b>exclusive_type</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, locked</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>axi_burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit, burst_size_2048bit, burst_size_4096bit</li>
<li style='border: none;'>    <b>axi_response_type:</b>axi_okay_response, axi_exokay_response, axi_slverr_response, axi_decerr_response, axi_exokay_fail_response</li>
<li style='border: none;'>    <b>cache_type:</b>rd_device_non_bufferable, rd_device_bufferable, rd_normal_non_cacheable_non_bufferable, rd_normal_non_cacheable_bufferable, rd_write_through_no_allocate, rd_write_through_read_allocate, rd_write_through_write_allocate, rd_write_through_read_and_write_allocate, rd_write_back_no_allocate, rd_write_back_read_allocate, rd_write_back_write_allocate, rd_write_back_read_and_write_allocate, wr_device_non_bufferable, wr_device_bufferable, wr_normal_non_cacheable_non_bufferable, wr_normal_non_cacheable_bufferable, wr_write_through_no_allocate, wr_write_through_read_allocate, wr_write_through_write_allocate, wr_write_through_read_and_write_allocate, wr_write_back_no_allocate, wr_write_back_read_allocate, wr_write_back_write_allocate, wr_write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>axi_burst_len:</b>burst_length</li>
<li style='border: none;'>    <b>axi_address_aligned:</b>axi_8bit_aligned_address, axi_16bit_aligned_address, axi_32bit_aligned_address, axi_64bit_aligned_address, axi_128bit_aligned_address, axi_256bit_aligned_address</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>cache_len_1_all_okay</li>
<li style='border: none;'>cache_len_reduced_all_okay</li>
<li style='border: none;'>cache_len_reduced_ignore_response</li>
<li style='border: none;'>cache_all_okay_fixed</li>
<li style='border: none;'>cache_all_slverr_fixed</li>
<li style='border: none;'>cache_all_okay_fixed_unaligned</li>
<li style='border: none;'>cache_ignore_resp_fixed_unaligned</li>
<li style='border: none;'>master_to_slave_all_okay</li>
<li style='border: none;'>master_to_slave_ignore_response</li>
<li style='border: none;'>master_to_slave_decerr_len_1</li>
<li style='border: none;'>master_to_slave_slverr_len_1</li>
<li style='border: none;'>master_to_slave_decerr</li>
<li style='border: none;'>master_to_slave_slverr</li>
<li style='border: none;'>master_to_all_slave_ignore_response</li>
<li style='border: none;'>cross_xact_type_len_1_wstrb</li>
<li style='border: none;'>cross_xact_type_len_2_wstrb</li>
<li style='border: none;'>cross_xact_type_len_3_wstrb</li>
<li style='border: none;'>cross_xact_type_len_4_wstrb</li>
<li style='border: none;'>cross_xact_type_len_16_wstrb</li>
<li style='border: none;'>cross_aligned_unaligned_addr_asize</li>
<li style='border: none;'>cross_aligned_unaligned_addr_asize_ignore_resp</li>
<li style='border: none;'>master_to_slave_x_wr_okay_addr_align</li>
<li style='border: none;'>master_to_slave_x_wr_fail_addr_align</li>
<li style='border: none;'>master_to_slave_x_wr_decerr</li>
<li style='border: none;'>master_to_slave_x_wr_slverr</li>
<li style='border: none;'>master_to_slave_x_wr_okay_wstrb</li>
<li style='border: none;'>master_to_slave_x_wr_fail_wstrb</li>
</ul></td><td class="FixedMemberList" valign="center">
 This Covergroup captures attributes for coherant read and write type, 
 for all slaves 
 It is constructed when interface type is AXI4 and 
 trans_cross_master_to_slave_path_access_axi4_enable is set to 1.
 Covergroup: trans_cross_master_to_slave_path_access_axi4

<p>
 Coverpoints:

<p>

<ul><li>
 all_slaves : Captures all participating path cov slaves

</li><li>
 slaves_excluding_register_space : Captures all non axi/ace register address space slaves

</li><li>
 coherent_read_xact_type: Captures readonce coherent read transaction

</li><li>
 coherent_write_xact_type: Captures coherent write transaction

</li></ul>

 Cross coverpoints:

<ul><li>
 cross_read_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_read_xact_type

</li><li>
 cross_write_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_write_xact_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_COMP_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_atomic_comp_awburst_awsize">trans_cross_atomic_comp_awburst_awsize</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_awburst_awsize_cp_atomic_comp_xact_type'>atomic_comp_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_awburst_awsize_cp_atomic_comp_op_type'>atomic_comp_op_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_awburst_awsize_cp_atomic_burst_type'>atomic_burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_awburst_awsize_cp_atomic_comp_burst_size'>atomic_comp_burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>atomic_comp_xact_type:</b>atomic_compare_xact</li>
<li style='border: none;'>    <b>atomic_comp_op_type:</b>atomic_compare</li>
<li style='border: none;'>    <b>atomic_burst_type:</b>incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>atomic_comp_burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>atomic_comp_awburst_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for compare operation,burst_size and burst_type
 for Atomic transaction.
 Covergroup: trans_cross_atomic_comp_awburst_awsize

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 comp_xact_type: Captures atomic compare transaction

</li><li>
 comp_op_type: Captures atomic compare operation type

</li><li>
 burst_type: Captures burst_type

</li><li>
 burst_size: Captures burst_size

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 atomic_comp_awburst_awsize: Crosses cover points comp_xact_type,comp_op_type, burst_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_COMP_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_atomic_comp_bresp_burst_length">trans_cross_atomic_comp_bresp_burst_length</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_bresp_burst_length_cp_atomic_comp_xact_type'>atomic_comp_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_bresp_burst_length_cp_atomic_comp_op_type'>atomic_comp_op_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_bresp_burst_length_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_bresp_burst_length_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>atomic_comp_xact_type:</b>atomic_compare_xact</li>
<li style='border: none;'>    <b>atomic_comp_op_type:</b>atomic_compare</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>atomic_comp_type_bresp_burst_length</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for compare operation,burst_size and burst_type
 for Atomic transaction.
 Covergroup: trans_cross_atomic_comp_bresp_burt_length

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 comp_xact_type: Captures atomic compare transaction

</li><li>
 comp_op_type: Captures atomic compare operation type

</li><li>
 burst_length: Captures burst_length

</li><li>
 atomic_bresp: Captures response for no exclusive

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 atomic_comp_type_bresp_burst_length: Crosses cover points comp_xact_type,comp_op_type, bresp and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_COMP_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_atomic_comp_endianness">trans_cross_atomic_comp_endianness</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_endianness_cp_atomic_comp_xact_type'>atomic_comp_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_endianness_cp_atomic_comp_op_type'>atomic_comp_op_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_endianness_cp_endian_type'>endian_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>atomic_comp_xact_type:</b>atomic_compare_xact</li>
<li style='border: none;'>    <b>atomic_comp_op_type:</b>atomic_compare</li>
<li style='border: none;'>    <b>endian_type:</b>little_endian, big_endian</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>atomic_comp_endian</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for compare transaction type, operation and endian type
 for Atomic transaction.
 Covergroup: trans_cross_atomic_comp_endianness

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 comp_xact_type: Captures atomic compare transaction

</li><li>
 comp_op_type: Captures compare operation type

</li><li>
 endian_type: Captures endianness for atomic compare transaction

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 atomic_comp_endian: Crosses cover points comp_xact_type,comp_op_type and endian_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_COMP_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_atomic_comp_rresp_burst_length">trans_cross_atomic_comp_rresp_burst_length</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_rresp_burst_length_cp_atomic_comp_xact_type'>atomic_comp_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_rresp_burst_length_cp_atomic_comp_op_type'>atomic_comp_op_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_rresp_burst_length_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_comp_rresp_burst_length_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>atomic_comp_xact_type:</b>atomic_compare_xact</li>
<li style='border: none;'>    <b>atomic_comp_op_type:</b>atomic_compare</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>atomic_comp_rresp_burst_length</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for compare transaction type, operation ,burst_length and
 response check for Atomic transaction.
 Covergroup: trans_cross_atomic_comp_burst_length

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 comp_xact_type: Captures atomic compare transaction

</li><li>
 comp_op_type: Captures atomic compare operation type

</li><li>
 burst_length: Captures burst_length

</li><li>
 atomic_rresp: Captures response for no exclusive

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 atomic_comp_type_rresp_burst_length: Crosses cover points comp_xact_type,comp_op_type,rresp and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_NONCOMP_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_atomic_noncomp_awburst_awsize">trans_cross_atomic_noncomp_awburst_awsize</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_awburst_awsize_cp_atomic_burst_type'>atomic_burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_awburst_awsize_cp_atomic_noncomp_xact_type'>atomic_noncomp_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_awburst_awsize_cp_atomic_noncomp_op_type'>atomic_noncomp_op_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_awburst_awsize_cp_atomic_non_comp_burst_size'>atomic_non_comp_burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>atomic_burst_type:</b>incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>atomic_noncomp_xact_type:</b>atomic_swap_xact, atomic_load_xact, atomic_store_xact</li>
<li style='border: none;'>    <b>atomic_noncomp_op_type:</b>atomic_store_add, atomic_store_clr, atomic_store_eor, atomic_store_set, atomic_store_smax, atomic_store_smin, atomic_store_umax, atomic_store_umin, atomic_load_add, atomic_load_clr, atomic_load_eor, atomic_load_set, atomic_load_smax, atomic_load_smin, atomic_load_umax, atomic_load_umin, atomic_swap</li>
<li style='border: none;'>    <b>atomic_non_comp_burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>atomic_noncomp_awburst_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for atomic compare operation,burst_size and burst_type
 for Atomic transaction.
 Covergroup: trans_cross_atomic_noncomp_awburst_awsize

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 noncomp_xact_type: Captures atomic transaction for noncomp

</li><li>
 noncomp_op_type: Captures atomic compare operation type

</li><li>
 burst_type: Captures burst_type

</li><li>
 noncomp_burst_size: Captures burst_size

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 atomic_noncomp_awburst_awsize: Crosses cover points comp_xact_type,comp_op_type, burst_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_NONCOMP_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_atomic_noncomp_bresp_burst_length">trans_cross_atomic_noncomp_bresp_burst_length</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_bresp_burst_length_cp_atomic_noncomp_xact_type'>atomic_noncomp_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_bresp_burst_length_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_bresp_burst_length_cp_atomic_noncomp_op_type'>atomic_noncomp_op_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_bresp_burst_length_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>atomic_noncomp_xact_type:</b>atomic_swap_xact, atomic_load_xact, atomic_store_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>atomic_noncomp_op_type:</b>atomic_store_add, atomic_store_clr, atomic_store_eor, atomic_store_set, atomic_store_smax, atomic_store_smin, atomic_store_umax, atomic_store_umin, atomic_load_add, atomic_load_clr, atomic_load_eor, atomic_load_set, atomic_load_smax, atomic_load_smin, atomic_load_umax, atomic_load_umin, atomic_swap</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>atomic_noncomp_type_bresp_burst_length</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for noncompare operation,burst_size and burst_type
 for Atomic transaction.
 Covergroup: trans_cross_atomic_noncomp_awburst_awsize

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 noncomp_xact_type: Captures atomic noncompare transaction

</li><li>
 noncomp_op_type: Captures atomic noncompare operation type

</li><li>
 burst_length: Captures burst_length

</li><li>
 atomic_bresp: Captures response for no exclusive

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 atomic_noncomp_type_bresp_burst_length: Crosses cover points noncomp_xact_type,noncomp_op_type,bresp and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ATOMIC_NONCOMP_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_atomic_noncomp_endianness">trans_cross_atomic_noncomp_endianness</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_endianness_cp_atomic_noncomp_xact_type'>atomic_noncomp_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_endianness_cp_atomic_noncomp_op_type'>atomic_noncomp_op_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_endianness_cp_endian_type'>endian_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>atomic_noncomp_xact_type:</b>atomic_swap_xact, atomic_load_xact, atomic_store_xact</li>
<li style='border: none;'>    <b>atomic_noncomp_op_type:</b>atomic_store_add, atomic_store_clr, atomic_store_eor, atomic_store_set, atomic_store_smax, atomic_store_smin, atomic_store_umax, atomic_store_umin, atomic_load_add, atomic_load_clr, atomic_load_eor, atomic_load_set, atomic_load_smax, atomic_load_smin, atomic_load_umax, atomic_load_umin, atomic_swap</li>
<li style='border: none;'>    <b>endian_type:</b>little_endian, big_endian</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>atomic_noncomp_endian</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for noncompare transaction type, operation and endian type
 for Atomic transaction.
 Covergroup: trans_cross_atomic_noncomp_endianness

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 noncomp_xact_type: Captures atomic noncompare transaction

</li><li>
 noncomp_op_type: Captures noncompare operation type

</li><li>
 endian_type: Captures endianness for atomic noncompare transaction

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 atomic_noncomp_endian: Crosses cover points noncomp_xact_type,noncomp_op_type and endian_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">--</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ar_aw_stalled_for_ac_channel">trans_ar_aw_stalled_for_ac_channel</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ar_aw_stalled_for_ac_channel_cp_axi_ar_aw_stalled_for_ac_channel'>axi_ar_aw_stalled_for_ac_channel</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_ar_aw_stalled_for_ac_channel:</b>readonce_stalled_for_snoop, readshared_stalled_for_snoop, readclean_stalled_for_snoop, readnotshareddirty_stalled_for_snoop, readunique_stalled_for_snoop, cleanunique_stalled_for_snoop, makeunique_stalled_for_snoop, cleanshared_stalled_for_snoop, cleaninvalid_stalled_for_snoop, makeinvalid_stalled_for_snoop, cleansharedpersist_stalled_for_snoop, writeunique_stalled_for_snoop, writelineunique_stalled_for_snoop</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ar_aw_stalled_for_ac_channel

<p>
 This Covergroup captures stalled read and write transaction y interconnect when request is issued from master.
 It is constructed when interface_type is AXI_ACE & interface_category is AXI_READ_WRITE and
 trans_ar_aw_stalled_for_ac_channel_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 axi_ar_aw_stalled_for_ac_channel: This is covered when read transaction on AR channel 
 OR WriteUnique/WriteLineUnique transactions on AW channel from a master are stalled 
 by interconnect, while waiting for the snoop response from the same master.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_write_handshake_delay">trans_axi_write_handshake_delay</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_AWVALID_AWREADY_handshake_to_next_AWVALID_AWREADY_handshake_Delay'>last_AWVALID_AWREADY_handshake_to_next_AWVALID_AWREADY_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_AWVALID_AWREADY_handshake_to_next_AWVALID_Delay'>last_AWVALID_AWREADY_handshake_to_next_AWVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_AWVALID_AWREADY_handshake_to_next_AWREADY_Delay'>last_AWVALID_AWREADY_handshake_to_next_AWREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_AWREADY_to_next_AWVALID_AWREADY_handshake_Delay'>last_AWREADY_to_next_AWVALID_AWREADY_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_WVALID_WREADY_handshake_to_next_WVALID_WREADY_handshake_Delay'>last_WVALID_WREADY_handshake_to_next_WVALID_WREADY_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_WVALID_WREADY_data_beat_handshake_to_next_WVALID_WREADY_first_data_beat_handshake_Delay'>last_WVALID_WREADY_data_beat_handshake_to_next_WVALID_WREADY_first_data_beat_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_WVALID_WREADY_handshake_to_next_WVALID_Delay'>last_WVALID_WREADY_handshake_to_next_WVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_WVALID_WREADY_handshake_to_next_WREADY_Delay'>last_WVALID_WREADY_handshake_to_next_WREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_WREADY_to_next_WVALID_WREADY_handshake_Delay'>last_WREADY_to_next_WVALID_WREADY_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_BVALID_BREADY_handshake_to_next_BVALID_BREADY_handshake_Delay'>last_BVALID_BREADY_handshake_to_next_BVALID_BREADY_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_BVALID_BREADY_handshake_to_next_BVALID_Delay'>last_BVALID_BREADY_handshake_to_next_BVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_BVALID_BREADY_handshake_to_next_BREADY_Delay'>last_BVALID_BREADY_handshake_to_next_BREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_BVALID_to_next_BVALID_Delay'>last_BVALID_to_next_BVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_BREADY_to_next_BREADY_Delay'>last_BREADY_to_next_BREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_write_handshake_delay_cp_last_BREADY_to_next_BVALID_BREADY_handshake_Delay'>last_BREADY_to_next_BVALID_BREADY_handshake_Delay</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>last_AWVALID_AWREADY_handshake_to_next_AWVALID_AWREADY_handshake_Delay:</b>last_awvalid_awready_handshake_to_next_awvalid_awready_handshake_delay_min, last_awvalid_awready_handshake_to_next_awvalid_awready_handshake_delay_mid, last_awvalid_awready_handshake_to_next_awvalid_awready_handshake_delay_max</li>
<li style='border: none;'>    <b>last_AWVALID_AWREADY_handshake_to_next_AWVALID_Delay:</b>last_awvalid_awready_handshake_to_next_awvalid_delay_min, last_awvalid_awready_handshake_to_next_awvalid_delay_mid, last_awvalid_awready_handshake_to_next_awvalid_delay_max</li>
<li style='border: none;'>    <b>last_AWVALID_AWREADY_handshake_to_next_AWREADY_Delay:</b>last_awvalid_awready_handshake_to_next_awready_delay_min, last_awvalid_awready_handshake_to_next_awready_delay_mid, last_awvalid_awready_handshake_to_next_awready_delay_max</li>
<li style='border: none;'>    <b>last_AWREADY_to_next_AWVALID_AWREADY_handshake_Delay:</b>last_awready_to_next_awvalid_awready_handshake_delay_min, last_awready_to_next_awvalid_awready_handshake_delay_mid, last_awready_to_next_awvalid_awready_handshake_delay_max</li>
<li style='border: none;'>    <b>last_WVALID_WREADY_handshake_to_next_WVALID_WREADY_handshake_Delay:</b>last_wvalid_wready_handshake_to_next_wvalid_wready_handshake_delay_min, last_wvalid_wready_handshake_to_next_wvalid_wready_handshake_delay_mid, last_wvalid_wready_handshake_to_next_wvalid_wready_handshake_delay_max</li>
<li style='border: none;'>    <b>last_WVALID_WREADY_data_beat_handshake_to_next_WVALID_WREADY_first_data_beat_handshake_Delay:</b>last_WVALID_WREADY_data_beat_handshake_to_next_WVALID_WREADY_first_data_beat_handshake_delay_min, last_WVALID_WREADY_data_beat_handshake_to_next_WVALID_WREADY_first_data_beat_handshake_delay_mid, last_WVALID_WREADY_data_beat_handshake_to_next_WVALID_WREADY_first_data_beat_handshake_delay_max</li>
<li style='border: none;'>    <b>last_WVALID_WREADY_handshake_to_next_WVALID_Delay:</b>last_wvalid_wready_handshake_to_next_wvalid_delay_min, last_wvalid_wready_handshake_to_next_wvalid_delay_mid, last_wvalid_wready_handshake_to_next_wvalid_delay_max</li>
<li style='border: none;'>    <b>last_WVALID_WREADY_handshake_to_next_WREADY_Delay:</b>last_wvalid_wready_handshake_to_next_wready_delay_min, last_wvalid_wready_handshake_to_next_wready_delay_mid, last_wvalid_wready_handshake_to_next_wready_delay_max</li>
<li style='border: none;'>    <b>last_WREADY_to_next_WVALID_WREADY_handshake_Delay:</b>last_wready_to_next_wvalid_wready_handshake_delay_min, last_wready_to_next_wvalid_wready_handshake_delay_mid, last_wready_to_next_wvalid_wready_handshake_delay_max</li>
<li style='border: none;'>    <b>last_BVALID_BREADY_handshake_to_next_BVALID_BREADY_handshake_Delay:</b>last_bvalid_bready_handshake_to_next_bvalid_bready_handshake_delay_min, last_bvalid_bready_handshake_to_next_bvalid_bready_handshake_delay_mid, last_bvalid_bready_handshake_to_next_bvalid_bready_handshake_delay_max</li>
<li style='border: none;'>    <b>last_BVALID_BREADY_handshake_to_next_BVALID_Delay:</b>last_bvalid_bready_handshake_to_next_bvalid_delay_min, last_bvalid_bready_handshake_to_next_bvalid_delay_mid, last_bvalid_bready_handshake_to_next_bvalid_delay_max</li>
<li style='border: none;'>    <b>last_BVALID_BREADY_handshake_to_next_BREADY_Delay:</b>last_bvalid_bready_handshake_to_next_bready_delay_min, last_bvalid_bready_handshake_to_next_bready_delay_mid, last_bvalid_bready_handshake_to_next_bready_delay_max</li>
<li style='border: none;'>    <b>last_BVALID_to_next_BVALID_Delay:</b>last_BVALID_to_next_BVALID_delay_min, last_BVALID_to_next_BVALID_delay_mid, last_BVALID_to_next_BVALID_delay_max</li>
<li style='border: none;'>    <b>last_BREADY_to_next_BREADY_Delay:</b>last_BREADY_to_next_BREADY_delay_min, last_BREADY_to_next_BREADY_delay_mid, last_BREADY_to_next_BREADY_delay_max</li>
<li style='border: none;'>    <b>last_BREADY_to_next_BVALID_BREADY_handshake_Delay:</b>last_bready_to_next_bvalid_bready_handshake_delay_min, last_bready_to_next_bvalid_bready_handshake_delay_mid, last_bready_to_next_bvalid_bready_handshake_delay_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_write_handshake_delay

<p>
 This Covergroup captures handshaking between valid and ready signal for diferent delay scenarios for write 
 address and write data channels.
 It is constructed and sampled when interface type is not AXI_READ_ONLY.

<p>
 Coverpoints:

<ul><li>
 last_AWVALID_AWREADY_handshake_to_next_AWVALID_AWREADY_handshake_Delay:Captures min, mid and max range of delays between last awvalid_awready handshake to the next awvalid_awready handshake 

</li><li>
 last_AWVALID_AWREADY_handshake_to_next_AWVALID_Delay: Captures min,mid and max range of delays between last awvalid_awready handshake to the next awvalid

</li><li>
 last_AWVALID_AWREADY_handshake_to_next_AWREADY_Delay: Captures min,mid and max range of delays between last awvalid_awready handshake to the next awready

</li><li>
 last_AWREADY_to_next_AWVALID_AWREADY_handshake_Delay: Captures min,mid and max range of delays between last awready to the next awvalid_awready handshake 

</li><li>
 last_WVALID_WREADY_handshake_to_next_WVALID_WREADY_handshake_Delay: Captures min, mid and max range of delays between last wvalid_wready handshake to the next wvalid_wready handshake 

</li><li>
 last_WVALID_WREADY_data_beat_handshake_to_next_WVALID_WREADY_first_data_beat_handshake_Delay: Captures min, mid and max range of delays between last wvalid_wready data beat handshake to the next wvalid_wready data beat handshake 

</li><li>
 last_WVALID_WREADY_handshake_to_next_WVALID_Delay: Captures min, mid and max range of delays between last wvalid_wready handshake to the next wvalid 

</li><li>
 last_WVALID_WREADY_handshake_to_next_WREADY_Delay: Captures min, mid and max range of delays between last wvalid_wready handshake to the next wready

</li><li>
 last_WREADY_to_next_WVALID_WREADY_handshake_Delay: Captures min,mid and max range of delays between last wready to the next wvalid_wready handshake 

</li><li>
 last_BVALID_BREADY_handshake_to_next_BVALID_BREADY_handshake_Delay:Captures min, mid and max range of delays between last bvalid_bready handshake to the next bvalid_bready handshake 

</li><li>
 last_BVALID_BREADY_handshake_to_next_BVALID_Delay: Captures min, mid and max range of delays between last bvalid_bready handshake to the next bvalid 

</li><li>
 last_BVALID_BREADY_handshake_to_next_BREADY_Delay: Captures min, mid and max range of delays between last bvalid_bready handshake to the next bready

</li><li>
 last_BVALID_to_next_BVALID_Delay: Captures min, mid and max range of delays between last bvalid to the next bvalid

</li><li>
 last_BREADY_to_next_BREADY_Delay: Captures min, mid and max range of delays between last bready to the next bready 

</li><li>
 last_BREADY_to_next_BVALID_BREADY_handshake_Delay: Captures min, mid and max range of delays between last bready to the next bvalid_bready handshake 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acdvmmessage_acdvmresp">trans_cross_ace_acdvmmessage_acdvmresp</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acdvmmessage_acdvmresp_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acdvmmessage_acdvmresp_cp_acdvm_resp'>acdvm_resp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_tlb_invalidate, message_branch_predictor_invalidate, message_physical_instruction_cache_invalidate, message_virtual_instruction_cache_invalidate, message_synchronization, message_hint</li>
<li style='border: none;'>    <b>acdvm_resp:</b>message_accept, message_reject</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acdvmmessage_acdvmresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acdvmmessage_acdvmresp

<p>
 This covergroup captures snoop dvm message and response type.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acdvmmessage_acdvmresp_enable">trans_cross_ace_acdvmmessage_acdvmresp_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM message on acaddr[14:12]

</li><li>
 acdvm_resp : Capture DVM response on crresp, accept = 5'b00000 and reject = 5'b00010

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acdvmmessage_acdvmresp : Crosses coverpoints acdvm_message_type and acdvm_resp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_barrier_awburst_axi3_ace">trans_cross_ace_awsnoop_ace_lite_barrier_awburst_axi3_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awburst_axi3_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awburst_axi3_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awburst_axi3_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_barrier_awburst_axi3_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is AXI_LITE and cov_trans_cross_slave_port_id_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awburst : Crosses cover points
 coherent_write_xact_type ,burst_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_barrier_awlen_ace">trans_cross_ace_awsnoop_ace_lite_barrier_awlen_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awlen_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awlen_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awlen_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_ace_lite_barrier_awlen_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awlen : Crosses cover points
 coherent_write_xact_type ,burst_length and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_no_barrier_awburst_axi3_ace">trans_cross_ace_awsnoop_ace_lite_no_barrier_awburst_axi3_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awburst_axi3_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awburst_axi3_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awburst_axi3_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_no_barrier_awburst_axi3_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is AXI_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awburst : Crosses cover points
 coherent_write_xact_type ,burst_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_no_barrier_awlen_ace">trans_cross_ace_awsnoop_ace_lite_no_barrier_awlen_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awlen_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awlen_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awlen_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_ace_lite_no_barrier_awlen_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awlen : Crosses cover points
 coherent_write_xact_type ,burst_length and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awaddr_ace_lite_barrier">trans_cross_ace_awsnoop_awaddr_ace_lite_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_ace_lite_barrier_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_ace_lite_barrier_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awaddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_awsnoop_awaddr_ace_lite_barrier

<p>
 This Covergroup captures coherant write transaction and address
 It is constructed and sampled when interface type is ACE_LITE and barrier_enable is 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 addr : Captures transaction write address

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awaddr : Crosses cover points
 coherent_write_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awaddr_ace_lite_no_barrier">trans_cross_ace_awsnoop_awaddr_ace_lite_no_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_ace_lite_no_barrier_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_ace_lite_no_barrier_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awaddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_awsnoop_awaddr_ace_lite_no_barrier

<p>
 This Covergroup captures coherant write transaction and address
 It is constructed and sampled when interface type is ACE_LITE and barrier_enable is 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 addr : Captures transaction write address

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awaddr : Crosses cover points
 coherent_write_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awaddr_not_ace_lite_barrier_no_writeevict">trans_cross_ace_awsnoop_awaddr_not_ace_lite_barrier_no_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_not_ace_lite_barrier_no_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_not_ace_lite_barrier_no_writeevict_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awaddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_writeevict

<p>
 This Covergroup captures coherant write transaction and address
 It is constructed and sampled when writeevict_enale and barrier_enable is set to 1 and writeevict_enable is 0 .

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 addr : Captures transaction write address

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awaddr : Crosses cover points
 coherent_write_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awaddr_not_ace_lite_barrier_writeevict">trans_cross_ace_awsnoop_awaddr_not_ace_lite_barrier_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_not_ace_lite_barrier_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_not_ace_lite_barrier_writeevict_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awaddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_awsnoop_awaddr_not_ace_lite_barrier_writeevict

<p>
 This Covergroup captures coherant write transaction and address
 It is constructed and sampled when writeevict_enale and barrier_enable and writeevict_enable is set to 1 .

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 addr : Captures transaction write address

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awaddr : Crosses cover points
 coherent_write_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_no_writeevict">trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_no_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_no_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_no_writeevict_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awaddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_no_writeevict

<p>
 This Covergroup captures coherant write transaction and address
 It is constructed and sampled when writeevict_enale and barrier_enable is set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 addr : Captures transaction write address

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awaddr : Crosses cover points
 coherent_write_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_writeevict">trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_writeevict_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awaddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_ace_awsnoop_awaddr_not_ace_lite_no_barrier_writeevict

<p>
 This Covergroup captures coherant write transaction and address
 It is constructed and sampled when writeevict_enale and barrier_enable is set to 0 and writeevict_enable is 1 .

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 addr : Captures transaction write address

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awaddr : Crosses cover points
 coherent_write_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dweq_1024">trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dweq_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dweq_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width 1024.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_1024">trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 1024.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_128">trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_128_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_128

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 128
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_16">trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_16_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_16

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 16
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_256">trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_256_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_256

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 256
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_32">trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_32_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_16

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 16
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_512">trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_512_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_512

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 512
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_64">trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_64_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_barrier_dwlt_64

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 64
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dweq_1024">trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dweq_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dweq_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width 1024.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_1024">trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 1024.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_128">trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_128_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_128

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 128.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_16">trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_16_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_16

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 16.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_256">trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_256_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_256

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 256.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_32">trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_32_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_32

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 32.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_512">trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_512_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_512

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 512.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_64">trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_64_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_ace_lite_no_barrier_dwlt_64

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 64.
 It is constructed and sampled when interface_type is ACE_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dweq_1024">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dweq_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dweq_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width 1024.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_1024">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 1024.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_128">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_128_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_128

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 128.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_16">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_16_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_16

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 16.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_256">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_256_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_256

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 256.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_32">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_32_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_32

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 32.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_512">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_512_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_512

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 512.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_64">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_64_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_no_writeevict_dwlt_64

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 64.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dweq_1024">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dweq_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dweq_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less 1024.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_1024">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 1024.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_128">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_128_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_128

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 128.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_16">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_16_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_16

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 16.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_256">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_256_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_256

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 256.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_32">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_32_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_32

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 32.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_512">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_512_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_512

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 512.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_64">trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_64_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_barrier_writeevict_dwlt_64

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 64.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dweq_1024">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dweq_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dweq_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width 1024.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_1024">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 1024.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_128">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_128_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_128

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 128.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type,burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_16">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_16_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_16

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 16.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type ,burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_256">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_256_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_256

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 256.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_32">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_32_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_32

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 32.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_512">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_512_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_512

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 512.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_64">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_64_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_no_writeevict_dwlt_64

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 64.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type,burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dweq_1024">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dweq_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dweq_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width 1024.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_1024">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_1024_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_1024

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 1024.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_128">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_128_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_128

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 128.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_16">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_16_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_16

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 16.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_256">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_256_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_256

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 256.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_32">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_32_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_32

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 32.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_512">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_512_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_512

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 512.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_64">trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_64_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awsize</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup : trans_cross_ace_awsnoop_awsize_not_ace_lite_no_barrier_writeevict_dwlt_64

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id for data width less than 64.
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type, burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awburst_axi3_ace">trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awburst_axi3_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awburst_axi3_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awburst_axi3_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awburst_axi3_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awburst_axi3_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is not AXI_LITE and cov_trans_cross_slave_port_id_enable & barrier_enbale is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awburst_ : Crosses cover points
 coherent_write_xact_type, burst_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awlen_ace">trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awlen_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awlen_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awlen_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awlen_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awlen_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is not ACE_LITE and cov_trans_cross_slave_port_id_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awlen : Crosses cover points
 coherent_write_xact_type,burst_length and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awburst_axi3_ace">trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awburst_axi3_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awburst_axi3_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awburst_axi3_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awburst_axi3_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awburst_axi3_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is not AXI_LITE and cov_trans_cross_slave_port_id_enable,barrier_enbale & writeevict_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awburst : Crosses cover points
 coherent_write_xact_type ,burst_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awlen_ace">trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awlen_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awlen_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awlen_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awlen_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awlen_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is not ACE_LITE and cov_trans_cross_slave_port_id_enable , writeevict_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awlen : Crosses cover points
 coherent_write_xact_type ,burst_length and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awburst_axi3_ace">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awburst_axi3_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awburst_axi3_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awburst_axi3_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awburst_axi3_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awburst_axi3_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is not AXI_LITE and cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awburst : Crosses cover points
 coherent_write_xact_type , burst_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awlen_ace">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awlen_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awlen_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awlen_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awlen_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awlen_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is not ACE_LITE and cov_trans_cross_slave_port_id_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awlen : Crosses cover points
 coherent_write_xact_type ,burst_length and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awburst_axi3_ace">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awburst_axi3_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awburst_axi3_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awburst_axi3_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awburst_axi3_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awburst_axi3_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is not AXI_LITE and cov_trans_cross_slave_port_id_enable & writeevict_enbale is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awburst : Crosses cover points
 coherent_write_xact_type , burst_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awlen_ace">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awlen_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awlen_ace_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awlen_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awlen_ace_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awlen_ace

<p>
 This Covergroup captures coherant xact type,burst_type and slave_port_id.
 It is constructed and sampled when interface_type is not ACE_LITE and cov_trans_cross_slave_port_id_enable & writeevict_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awlen : Crosses cover points
 coherent_write_xact_type,burst_length and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_awunique_awsnoop_awbar_with_barrier">trans_cross_awunique_awsnoop_awbar_with_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_awunique_awsnoop_awbar_with_barrier_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_awunique_awsnoop_awbar_with_barrier_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_awunique_awsnoop_awbar_with_barrier_cp_awunique_val'>awunique_val</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
<li style='border: none;'>    <b>awunique_val:</b>is_not_unique, is_unique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awunique_awsnoop_awbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_awunique_awsnoop_awbar_with_barrier <br>

<p>
 This Covergroup captures coherant write xact_type,awunique_val,barrier_type and awunique_awsnoop_awbar values for write transaction.
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is not AXI_READ_ONLY and
 barrier_enable set to 1.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 coherent_write_xact_type: Captures write transction type. Includes
 WRITENOSNOOP, WRITEUNIQUE, WRITELINEUNIQUE, WRITECLEAN, WRITEBACK, EVICT,
 WRITEBARRIER and WRITEEVICT

</li><li>
 awunique_val: Captures the value of signal AWUNIQUE in above transactions

</li><li>
 barrier_type: Captures the value of barrier type (AWBAR), in above transactions

</li></ul>


<p>
 Cross Coverpoints:

<ul><li>
 awunique_awsnoop_awbar: Cross of coherent_write_xact_type, awunique_val and barrier_type

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.4</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_awunique_awsnoop_awbar_without_barrier">trans_cross_awunique_awsnoop_awbar_without_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_awunique_awsnoop_awbar_without_barrier_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_awunique_awsnoop_awbar_without_barrier_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_awunique_awsnoop_awbar_without_barrier_cp_awunique_val'>awunique_val</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
<li style='border: none;'>    <b>awunique_val:</b>is_not_unique, is_unique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awunique_awsnoop_awbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_awunique_awsnoop_awbar_without_barrier <br>

<p>
 This Covergroup captures coherant write xact_type,awunique_val,barrier_type and awunique_awsnoop_awbar values for write transaction.
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is not AXI_READ_ONLY and
 barrier_enable set to 0.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 coherent_write_xact_type: Captures write transction type. Includes
 WRITENOSNOOP, WRITEUNIQUE, WRITELINEUNIQUE, WRITECLEAN, WRITEBACK, EVICT,
 WRITEBARRIER and WRITEEVICT

</li><li>
 awunique_val: Captures the value of signal AWUNIQUE in above transactions

</li><li>
 barrier_type: Captures the value of barrier type (AWBAR), in above transactions

</li><li>
 awunique_awsnoop_awbar: Cross of coherent_write_xact_type, awunique_val and barrier_type

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.4</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_ace">trans_cross_axi_awburst_awlen_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_ace_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_ace_cp_burst_length'>burst_length</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length for
 write transaction
 It is constructed and sampled when interface type is set to AXI_ACE or ACE_LITE. 

<p>
 Covergroup: trans_cross_axi_awburst_awlen_ace

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen: Crosses cover points write_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_32bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_32bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_32bit

<p>
 Coverpoints:

<p>
 This covergroup captures attributes of burst_type,burst_length ,burst_size and
 address range when data width is 32 for write transaction.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_64bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_64bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_lite_dweq_64bit

<p>
 Coverpoints:

<p>
 This covergroup captures attributes of burst_type,burst_length ,burst_size and
 address range when data width is 64 for write transaction.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_axi3">trans_cross_axi_awburst_awlen_awaddr_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_axi3_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and addr range for
 write transaction
 It is constructed and sampled when interface type is set to AXI3.

<p>
 Covergroup: trans_cross_axi_awburst_awlen_awaddr_axi3 

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awaddr: Crosses cover points write_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_axi4">trans_cross_axi_awburst_awlen_awaddr_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_axi4_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and addr range for
 write transaction
 It is constructed and sampled when interface type is set to AXI4.

<p>
 Covergroup: trans_cross_axi_awburst_awlen_awaddr_axi4 

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awaddr: Crosses cover points write_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_axi3">trans_cross_axi_awburst_awlen_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_axi3_cp_burst_length'>burst_length</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length for
 write transaction
 It is constructed and sampled when interface type is set to AXI3. 

<p>
 Covergroup: trans_cross_axi_awburst_awlen_axi3

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen: Crosses cover points write_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_axi4">trans_cross_axi_awburst_awlen_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_axi4_cp_burst_length'>burst_length</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length for
 write transaction
 It is constructed and sampled when interface type is set to AXI4. 

<p>
 Covergroup: trans_cross_axi_awburst_awlen_axi4

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen: Crosses cover points write_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_axi4_lite">trans_cross_axi_awburst_awlen_axi4_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_axi4_lite_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_axi4_lite_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_axi4_lite_cp_burst_length'>burst_length</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length for
 write transaction
 It is constructed and sampled when interface type is set to AXI4_LITE. 

<p>
 Covergroup: trans_cross_axi_awburst_awlen_axi4_lite

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen: Crosses cover points write_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_bresp_all_axi3">trans_cross_axi_awburst_awlen_bresp_all_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_bresp_all_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_bresp_all_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_bresp_all_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_bresp_all_axi3_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_bresp</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and response for
 write transaction
 It is constructed and sampled when interface type is set to AXI3.

<p>
 Covergroup: trans_cross_axi_awburst_bresp_all_axi3 

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_bresp_all_axi4">trans_cross_axi_awburst_awlen_bresp_all_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_bresp_all_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_bresp_all_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_bresp_all_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_bresp_all_axi4_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_bresp</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and response for
 write transaction.
 It is constructed and sampled when interface type is set to AXI4 .

<p>
 Covergroup: trans_cross_axi_awburst_axi3_ace_awlen_axi4_bresp_all

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response for all

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awqos_ace">trans_cross_axi_awburst_awqos_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awqos_ace_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awqos_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awqos_ace_cp_qos'>qos</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>qos:</b>qos_range_0_1, qos_range_2_3, qos_range_4_7, qos_range_8_15</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awqos</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes of burst_type and qos for AXI 
 transaction at subordinate.
 Covergroup: trans_cross_axi_awburst_awqos_ace

<p>
 It is constructed when interface type can be AXI_ACE or ACE-LITE.
 It is sampled when transaction type is set to WRITE OR READ_WRITE

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 qos: Captures ranges of QOS values

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awqos: Crosses cover points write_xact_type, burst_type and qos

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awqos_axi4">trans_cross_axi_awburst_awqos_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awqos_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awqos_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awqos_axi4_cp_qos'>qos</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>qos:</b>qos_range_0_1, qos_range_2_3, qos_range_4_7, qos_range_8_15</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awqos</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes of burst_type and qos for AXI 
 transaction at subordinate.
 Covergroup: trans_cross_axi_awburst_awqos_axi4

<p>
 It is constructed when interface type can be AXI4.
 It is sampled when transaction type is set to WRITE OR READ_WRITE

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 qos: Captures ranges of QOS values

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awqos: Crosses cover points write_xact_type, burst_type and qos

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi3_ace_awlen_ace_awaddr_ace">trans_cross_axi_awburst_axi3_ace_awlen_ace_awaddr_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awaddr_ace_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awaddr_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awaddr_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awaddr_ace_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and addr range for
 write transaction
 It is constructed and sampled when interface type is set to AXI4.

<p>
 Covergroup: trans_cross_axi_awburst_axi3_ace_awlen_ace_awaddr_ace 

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awaddr: Crosses cover points write_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_all">trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_all_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_all_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_all_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_all_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_bresp</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and response for
 write transaction.
 It is constructed and sampled when interface type is set to AXI4 .

<p>
 Covergroup: trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_all

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response for no exclusive

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_no_exclusive">trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_no_exclusive_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_no_exclusive_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_no_exclusive_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_no_exclusive_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_bresp</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and response for
 write transaction.
 It is constructed and sampled when interface type is set to AXI4 .

<p>
 Covergroup: trans_cross_axi_awburst_axi3_ace_awlen_ace_bresp_no_exclusive

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response for no exclusive

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awaddr_axi3_axi4">trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awaddr_axi3_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awaddr_axi3_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awaddr_axi3_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awaddr_axi3_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awaddr_axi3_axi4_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and addr range for
 write transaction
 It is constructed and sampled when interface type is set to AXI4_LITE.

<p>
 Covergroup: trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awaddr_axi3_axi4 

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awaddr: Crosses cover points write_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_all">trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_all_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_all_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_all_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_all_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_bresp</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and response for
 write transaction.
 It is constructed and sampled when interface type is set to AXI4_LITE

<p>
 Covergroup: trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_all

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response for no exclusive

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_no_exclusive">trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_no_exclusive_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_no_exclusive_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_no_exclusive_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_no_exclusive_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_bresp</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes of transaction type,burst_type & burst_length and response for
 write transaction.
 It is constructed and sampled when interface type is set to AXI4_LITE

<p>
 Covergroup: trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_bresp_no_exclusive

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response for no exclusive

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_write_xact_type_awmmusecsid_awmmusid">trans_cross_write_xact_type_awmmusecsid_awmmusid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_write_xact_type_awmmusecsid_awmmusid_cp_stream_id'>stream_id</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_write_xact_type_awmmusecsid_awmmusid_cp_sec_or_non_sec_stream'>sec_or_non_sec_stream</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_write_xact_type_awmmusecsid_awmmusid_cp_write_xact_type'>write_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>stream_id:</b>stream_id_range_min, stream_id_range_mid, stream_id_range_max</li>
<li style='border: none;'>    <b>sec_or_non_sec_stream:</b>secure_stream, non_secure_stream</li>
<li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>write_xact_type_awmmusecsid_awmmusid</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for stream_id,sec or non_sec_stream and transaction type.
 Covergroup: trans_cross_write_xact_type_awmmusecsid_awmmusid

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction type

</li><li>
 sec or non_sec_stream: Captures secure or non_secure stream 

</li><li>
 stream_id: Captures stream id

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 write_xact_type_awmmusecsid_awmmusid: Crosses cover points write_xact_type,stream_id and sec_or_non_sec_stream

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_write_xact_type_awmmussidv_awmmussid">trans_cross_write_xact_type_awmmussidv_awmmussid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_write_xact_type_awmmussidv_awmmussid_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_write_xact_type_awmmussidv_awmmussid_cp_sub_stream_id_valid'>sub_stream_id_valid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_write_xact_type_awmmussidv_awmmussid_cp_sub_stream_id'>sub_stream_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>sub_stream_id_valid:</b>sub_stream_id_valid, sub_stream_id_invalid</li>
<li style='border: none;'>    <b>sub_stream_id:</b>sub_stream_id_range_min, sub_stream_id_range_mid, sub_stream_id_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>write_xact_type_awmmussidv_awmmussid</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for write transaction type sub_stream_id_valid and sub_stream_id.
 Covergroup: trans_cross_write_xact_type_awmmusecsid_awmmusid

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction type

</li><li>
 sub_stream_id valid: Captures sub_stream id valid

</li><li>
 sub_stream_id: Captures sub stream id 

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 write_xact_type_awmmusecsidv_awmmusid: Crosses cover points write_xact_type,sub_stream_id and sub_stream_id_valid

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_write_during_speculative_fetch">trans_master_ace_write_during_speculative_fetch</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_write_during_speculative_fetch_cp_ace_write_during_speculative_fetch'>ace_write_during_speculative_fetch</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_write_during_speculative_fetch:</b>overlapping_write_during_readonce, overlapping_write_during_readclean, overlapping_write_during_readnotshareddirty, overlapping_write_during_readunique, overlapping_write_during_readshared</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_write_during_speculative_fetch

<p>
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is not AXI_WRITE_ONLY and
 system_ace_write_during_speculative_fetch_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 ace_write_during_speculative_fetch: This cover point covers the following condition: 
 A master issues a read transaction. This results in interconnect
 generating snoop transactions towards other masters within the domain.
 The interconnect also generates speculative read transaction for this
 location. Speculative transaction returns data while the snoop
 transactions do not return data. The snoop transactions may not return
 data, either because there is no entry in the snooped masters' caches or
 a WRITEBACK/WRITECLEAN of dirty data is in progress. The interconnect now
 detects that a write transaction (the WRITEBACK/WRITECLEAN which is in
 progress) is received for the same address for which it did a speculative
 fetch. In such situation, interconnect performs another read from main
 memory, as originally received data from speculative read is now stale

<p>
 At least One ACE master needed for this covergroup

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier">trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier_cp_ace_xacts_with_high_priority_from_other_master_during_barrier'>ace_xacts_with_high_priority_from_other_master_during_barrier</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_xacts_with_high_priority_from_other_master_during_barrier:</b>xacts_from_other_master_during_barrier</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier

<p>
 It is constructed and sampled when system_ace_xacts_with_high_priority_from_other_master_during_barrier_enable ,barrier_enable
 and system_monitor_enable set to 1.

<p>
 Coverpoints:

<ul><li>
 ace_xacts_with_high_priority_from_other_master_during_barrier: 
 This cover point covers the following condition: When the interconnect
 receives barrier from a master, then all other transactions launched by
 other masters in that domain may be stalled. This cover point covers
 condition where master issues transactions with non-zero QOS value. Then
 another master issues a barrier transaction within the same domain.

<p>
 Two or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_meta_axi_write">trans_meta_axi_write</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_AWVALID_to_AWREADY_Delay'>AWVALID_to_AWREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_WVALID_to_WREADY_Delay'>WVALID_to_WREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_BVALID_to_BREADY_Delay'>BVALID_to_BREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_AWVALID_to_prev_AWVALID_Delay'>AWVALID_to_prev_AWVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_WVALID_to_prev_WVALID_Delay'>WVALID_to_prev_WVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_AWVALID_to_first_WVALID_Delay'>AWVALID_to_first_WVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_last_wdata_handshake_to_BVALID_Delay'>last_wdata_handshake_to_BVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_AWVALID_before_AWREADY'>AWVALID_before_AWREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_AWREADY_before_AWVALID'>AWREADY_before_AWVALID</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_BVALID_before_BREADY'>BVALID_before_BREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_BREADY_before_BVALID'>BREADY_before_BVALID</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_WVALID_before_WREADY'>WVALID_before_WREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_WREADY_before_WVALID'>WREADY_before_WVALID</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_AWVALID_before_WREADY'>AWVALID_before_WREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_WREADY_before_AWVALID'>WREADY_before_AWVALID</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_AWREADY_before_WVALID'>AWREADY_before_WVALID</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_WVALID_before_AWREADY'>WVALID_before_AWREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_AWVALID_before_WVALID'>AWVALID_before_WVALID</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_write_cp_WVALID_before_AWVALID'>WVALID_before_AWVALID</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>AWVALID_to_AWREADY_Delay:</b>awvalid_to_awready_delay_min, awvalid_to_awready_delay_mid, awvalid_to_awready_delay_max</li>
<li style='border: none;'>    <b>WVALID_to_WREADY_Delay:</b>wvalid_to_wready_delay_min, wvalid_to_wready_delay_mid, wvalid_to_wready_delay_max</li>
<li style='border: none;'>    <b>BVALID_to_BREADY_Delay:</b>bvalid_to_bready_delay_min, bvalid_to_bready_delay_mid, bvalid_to_bready_delay_max</li>
<li style='border: none;'>    <b>AWVALID_to_prev_AWVALID_Delay:</b>awvalid_to_prev_awvalid_delay_min, awvalid_to_prev_awvalid_delay_mid, awvalid_to_prev_awvalid_delay_max</li>
<li style='border: none;'>    <b>WVALID_to_prev_WVALID_Delay:</b>wvalid_to_prev_wvalid_delay_min, wvalid_to_prev_wvalid_delay_mid, wvalid_to_prev_wvalid_delay_max</li>
<li style='border: none;'>    <b>AWVALID_to_first_WVALID_Delay:</b>awvalid_to_first_wvalid_delay_min, awvalid_to_first_wvalid_delay_mid, awvalid_to_first_wvalid_delay_max</li>
<li style='border: none;'>    <b>last_wdata_handshake_to_BVALID_Delay:</b>last_wdata_handshake_to_bvalid_delay_min, last_wdata_handshake_to_bvalid_delay_mid, last_wdata_handshake_to_bvalid_delay_max</li>
<li style='border: none;'>    <b>AWVALID_before_AWREADY:</b>awvalid_before_awready</li>
<li style='border: none;'>    <b>AWREADY_before_AWVALID:</b>awready_before_awvalid</li>
<li style='border: none;'>    <b>BVALID_before_BREADY:</b>bvalid_before_bready</li>
<li style='border: none;'>    <b>BREADY_before_BVALID:</b>bready_before_bvalid</li>
<li style='border: none;'>    <b>WVALID_before_WREADY:</b>wvalid_before_wready</li>
<li style='border: none;'>    <b>WREADY_before_WVALID:</b>wready_before_wvalid</li>
<li style='border: none;'>    <b>AWVALID_before_WREADY:</b>awvalid_before_wready</li>
<li style='border: none;'>    <b>WREADY_before_AWVALID:</b>wready_before_awvalid</li>
<li style='border: none;'>    <b>AWREADY_before_WVALID:</b>awready_before_wvalid</li>
<li style='border: none;'>    <b>WVALID_before_AWREADY:</b>wvalid_before_awready</li>
<li style='border: none;'>    <b>AWVALID_before_WVALID:</b>awvalid_before_wvalid</li>
<li style='border: none;'>    <b>WVALID_before_AWVALID:</b>wvalid_before_awvalid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_meta_axi_write

<p>
 This Covergroup captures delay and predelay scenarios for handshake between valid and ready signal for write address, 
 write data,write response channels 
 It is constructed sampled when interface type is not AXI_READ_ONLY & trans_meta_axi_write_enable is asserted.

<p>
 Coverpoints:

<ul><li>
 AWVALID_to_AWREADY_Delay: Captures min, mid and max range of delays between signals awvalid and awready

</li><li>
 WVALID_to_WREADY_Delay: Captures min, mid and max range of delays between signals wvalid and wready

</li><li>
 BVALID_to_BWREADY_Delay: Captures min, mid and max range of delays between signals bvalid and bready

</li><li>
 AWVALID_to_prev_AWVALID_Delay: Captures min, mid and max range of delays between current and previous awvalid signals

</li><li>
 WVALID_to_prev_WVALID_Delay: Captures min, mid and max range of delays between current and previous wvalid signals

</li><li>
 AWVALID_to_first_WVALID_Delay: Captures min, mid and max range of delays between awvalid and first wvalid signals

</li><li>
 last_wdata_handshake_to_BVALID_Delay: Captures min, mid and max range of delays between last write data handshake to bvalid signals

</li><li>
 AWVALID_before_AWREADY: Captures if AWVALID signal comes before AWREADY signal 

</li><li>
 AWREADY_before_AWVALID: Captures if AWREADY signal comes before AWVALID signal

</li><li>
 BVALID_before_BREADY: Captures if BVALID signal comes before BREADY signal 

</li><li>
 BREADY_before_BVALID: Captures if BREADY signal comes before BVALID signal

</li><li>
 WVALID_before_WREADY: Captures if WVALID signal comes before WREADY signal 

</li><li>
 WREADY_before_WVALID: Captures if WREADY signal comes before WVALID signal or WREADY,WVALID signals are comes at same time

</li><li>
 AWVALID_before_WREADY: Captures if AWVALID signal comes before WREADY signal 

</li><li>
 WREADY_before_AWVALID: Captures if WREADY signal comes before AWVALID signal

</li><li>
 AWREADY_before_WVALID: Captures if AWREADY signal comes before WVALID signal 

</li><li>
 WVALID_before_AWREADY: Captures if WVALID signal comes before AWREADY signal

</li><li>
 AWVALID_before_WVALID: Captures if AWVALID signal comes before WVALID signal 

</li><li>
 WVALID_before_AWVALID: Captures if WVALID signal comes before AWVALID signal

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_read_handshake_delay">trans_axi_read_handshake_delay</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_read_handshake_delay_cp_last_ARVALID_ARREADY_handshake_to_next_ARVALID_ARREADY_handshake_Delay'>last_ARVALID_ARREADY_handshake_to_next_ARVALID_ARREADY_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_read_handshake_delay_cp_last_ARVALID_ARREADY_handshake_to_next_ARVALID_Delay'>last_ARVALID_ARREADY_handshake_to_next_ARVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_read_handshake_delay_cp_last_ARVALID_ARREADY_handshake_to_next_ARREADY_Delay'>last_ARVALID_ARREADY_handshake_to_next_ARREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_read_handshake_delay_cp_last_ARREADY_to_next_ARVALID_ARREADY_handshake_Delay'>last_ARREADY_to_next_ARVALID_ARREADY_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_read_handshake_delay_cp_last_RVALID_RREADY_handshake_to_next_RVALID_RREADY_handshake_Delay'>last_RVALID_RREADY_handshake_to_next_RVALID_RREADY_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_read_handshake_delay_cp_last_RVALID_RREADY_handshake_to_next_RVALID_Delay'>last_RVALID_RREADY_handshake_to_next_RVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_read_handshake_delay_cp_last_RVALID_RREADY_handshake_to_next_RREADY_Delay'>last_RVALID_RREADY_handshake_to_next_RREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_read_handshake_delay_cp_last_RREADY_to_next_RVALID_RREADY_handshake_Delay'>last_RREADY_to_next_RVALID_RREADY_handshake_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_read_handshake_delay_cp_last_RVALID_RREADY_data_beat_handshake_to_next_RVALID_RREADY_first_data_beat_handshake_Delay'>last_RVALID_RREADY_data_beat_handshake_to_next_RVALID_RREADY_first_data_beat_handshake_Delay</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>last_ARVALID_ARREADY_handshake_to_next_ARVALID_ARREADY_handshake_Delay:</b>last_arvalid_arready_handshake_to_next_arvalid_arready_handshake_delay_min, last_arvalid_arready_handshake_to_next_arvalid_arready_handshake_delay_mid, last_arvalid_arready_handshake_to_next_arvalid_arready_handshake_delay_max</li>
<li style='border: none;'>    <b>last_ARVALID_ARREADY_handshake_to_next_ARVALID_Delay:</b>last_arvalid_arready_handshake_to_next_arvalid_delay_min, last_arvalid_arready_handshake_to_next_arvalid_delay_mid, last_arvalid_arready_handshake_to_next_arvalid_delay_max</li>
<li style='border: none;'>    <b>last_ARVALID_ARREADY_handshake_to_next_ARREADY_Delay:</b>last_arvalid_arready_handshake_to_next_arready_delay_min, last_arvalid_arready_handshake_to_next_arready_delay_mid, last_arvalid_arready_handshake_to_next_arready_delay_max</li>
<li style='border: none;'>    <b>last_ARREADY_to_next_ARVALID_ARREADY_handshake_Delay:</b>last_arready_to_next_arvalid_arready_handshake_delay_min, last_arready_to_next_arvalid_arready_handshake_delay_mid, last_arready_to_next_arvalid_arready_handshake_delay_max</li>
<li style='border: none;'>    <b>last_RVALID_RREADY_handshake_to_next_RVALID_RREADY_handshake_Delay:</b>last_rvalid_rready_handshake_to_next_rvalid_rready_handshake_delay_min, last_rvalid_rready_handshake_to_next_rvalid_rready_handshake_delay_mid, last_rvalid_rready_handshake_to_next_rvalid_rready_handshake_delay_max</li>
<li style='border: none;'>    <b>last_RVALID_RREADY_handshake_to_next_RVALID_Delay:</b>last_rvalid_rready_handshake_to_next_rvalid_delay_min, last_rvalid_rready_handshake_to_next_rvalid_delay_mid, last_rvalid_rready_handshake_to_next_rvalid_delay_max</li>
<li style='border: none;'>    <b>last_RVALID_RREADY_handshake_to_next_RREADY_Delay:</b>last_rvalid_rready_handshake_to_next_rready_delay_min, last_rvalid_rready_handshake_to_next_rready_delay_mid, last_rvalid_rready_handshake_to_next_rready_delay_max</li>
<li style='border: none;'>    <b>last_RREADY_to_next_RVALID_RREADY_handshake_Delay:</b>last_rready_to_next_rvalid_rready_handshake_delay_min, last_rready_to_next_rvalid_rready_handshake_delay_mid, last_rready_to_next_rvalid_rready_handshake_delay_max</li>
<li style='border: none;'>    <b>last_RVALID_RREADY_data_beat_handshake_to_next_RVALID_RREADY_first_data_beat_handshake_Delay:</b>last_RVALID_RREADY_data_beat_handshake_to_next_RVALID_RREADY_first_data_beat_handshake_delay_min, last_RVALID_RREADY_data_beat_handshake_to_next_RVALID_RREADY_first_data_beat_handshake_delay_mid, last_RVALID_RREADY_data_beat_handshake_to_next_RVALID_RREADY_first_data_beat_handshake_delay_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_read_handshake_delay

<p>
 This Covergroup captures handshaking between valid and ready signal for diferent delay scenarios for read
 address and read data channels.
 It is constructed and sampled when interface type is not AXI_WRITE_ONLY.

<p>
 Coverpoints:

<ul><li>
 last_ARVALID_ARREADY_handshake_to_next_ARVALID_ARREADY_handshake_Delay:Captures min, mid and max range of delays between last arvalid_arready handshake to the next arvalid_arready handshake 

</li><li>
 last_ARVALID_ARREADY_handshake_to_next_ARVALID_Delay: Captures min,mid and max range of delays between last arvalid_arready handshake to the next arvalid

</li><li>
 last_ARVALID_ARREADY_handshake_to_next_ARREADY_Delay: Captures min,mid and max range of delays between last arvalid_arready handshake to the next arready

</li><li>
 last_ARREADY_to_next_ARVALID_ARREADY_handshake_Delay: Captures min,mid and max range of delays between last arready to the next arvalid_arready handshake 

</li><li>
 last_RVALID_RREADY_handshake_to_next_RVALID_RREADY_handshake_Delay:Captures min, mid and max range of delays between last rvalid_rready handshake to the next rvalid_rready handshake 

</li><li>
 last_RVALID_RREADY_handshake_to_next_RVALID_Delay: Captures min,mid and max range of delays between last rvalid_rready handshake to the next rvalid

</li><li>
 last_RVALID_RREADY_handshake_to_next_RREADY_Delay: Captures min,mid and max range of delays between last rvalid_rready handshake to the next rready

</li><li>
 last_RREADY_to_next_RVALID_RREADY_handshake_Delay: Captures min,mid and max range of delays between last rready to the next rvalid_rready handshake 

</li><li>
 last_RVALID_RREADY_data_beat_handshake_to_next_RVALID_RREADY_first_data_beat_handshake_Delay: Captures min, mid and max range of delays between last rvalid_rready data beat handshake to the next rvalid_rready data beat handshake 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_araddr_ace_lite_barrier_set">trans_cross_ace_arsnoop_araddr_ace_lite_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_ace_lite_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_ace_lite_barrier_set_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_araddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_araddr_ace_lite_barrier_set

<p>
 This Covergroup captures coherant read xact_type and address ranges for read transaction.
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_araddr_enable set to 1,
 & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 addr : Captures transaction read address

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_araddr : Crosses cover points
 coherent_read_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_araddr_ace_lite_barrier_unset">trans_cross_ace_arsnoop_araddr_ace_lite_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_ace_lite_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_ace_lite_barrier_unset_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_araddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_araddr_ace_lite_barrier_set

<p>
 This Covergroup captures coherant read xact_type and address ranges for read transaction.
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_araddr_enable set to 1,
 & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 addr : Captures transaction read address

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_araddr : Crosses cover points
 coherent_read_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_araddr_def">trans_cross_ace_arsnoop_araddr_def</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_def_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_def_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_araddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_araddr_def

<p>
 This Covergroup captures coherant read xact_type and address ranges for read transaction.
 It is constructed and sampled when trans_cross_ace_arsnoop_araddr_enable set to 1,
 dvm_enable & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 addr : Captures transaction read address

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_araddr : Crosses cover points
 coherent_read_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_araddr_dvm_set_barrier_set">trans_cross_ace_arsnoop_araddr_dvm_set_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_dvm_set_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_dvm_set_barrier_set_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_araddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_araddr_dvm_set_barrier_set

<p>
 This covergroup captures coherant read xact_type and address ranges for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_araddr_enable">trans_cross_ace_arsnoop_araddr_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 addr : Captures transaction read address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_araddr : Crosses coverpoints coherent_read_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_araddr_dvm_set_barrier_unset">trans_cross_ace_arsnoop_araddr_dvm_set_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_dvm_set_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_dvm_set_barrier_unset_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_araddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_araddr_dvm_set_barrier_unset

<p>
 This covergroup captures coherant read xact_type and address ranges for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_araddr_enable">trans_cross_ace_arsnoop_araddr_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 addr : Captures transaction read address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_araddr : Crosses coverpoints coherent_read_xact_type and addr

</li></ul>

</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_araddr_dvm_unset_barrier_set">trans_cross_ace_arsnoop_araddr_dvm_unset_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_dvm_unset_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_araddr_dvm_unset_barrier_set_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_araddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_araddr_dvm_unset_barrier_set

<p>
 This covergroup captures coherant read xact_type and address ranges for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_araddr_enable">trans_cross_ace_arsnoop_araddr_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 addr : Captures transaction read address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_araddr : Crosses coverpoints coherent_read_xact_type and addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arbar_dvm_set">trans_cross_ace_arsnoop_arbar_dvm_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arbar_dvm_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arbar_dvm_set_cp_barrier_type'>barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arbar_dvm_set

<p>
 This covergroup captures coherant read xact_type and barrier_type for read transaction.
 It is constructed and sampled when when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arbar_enable">trans_cross_ace_arsnoop_arbar_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arbar : Crosses coverpoints coherent_read_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arbar_dvm_unset">trans_cross_ace_arsnoop_arbar_dvm_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arbar_dvm_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arbar_dvm_unset_cp_barrier_type'>barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arbar_dvm_unset

<p>
 This covergroup captures coherant read xact_type and barrier_type for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arbar_enable">trans_cross_ace_arsnoop_arbar_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arbar : Crosses coverpoints coherent_read_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arburst_ace_lite_barrier_set">trans_cross_ace_arsnoop_arburst_ace_lite_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_ace_lite_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_ace_lite_barrier_set_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_ace_lite_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arburst_ace_lite_barrier_set

<p>
 This Covergroup captures coherant read xact_type,burst_type and slave_port_id for read transaction. 
 It is constructed and sampled when interface_type is ACE_LITE ,trans_cross_ace_arsnoop_arburst_enable is set to 1
 and barier_enable & dvm_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arburst : Crosses cover points
 coherent_read_xact_type and burst_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arburst_ace_lite_barrier_unset">trans_cross_ace_arsnoop_arburst_ace_lite_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_ace_lite_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_ace_lite_barrier_unset_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_ace_lite_barrier_unset_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arburst_ace_lite_barrier_set

<p>
 This Covergroup captures coherant read xact_type,burst_type and slave_port_id for read transaction. 
 It is constructed and sampled when interface_type is ACE_LITE ,trans_cross_ace_arsnoop_arburst_enable is set to 1
 and barier_enable & dvm_enable is set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arburst : Crosses cover points
 coherent_read_xact_type and burst_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arburst_def">trans_cross_ace_arsnoop_arburst_def</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_def_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_def_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_def_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arburst_def

<p>
 This Covergroup captures coherant read xact_type,burst_type and slave_port_id for read transaction. 
 It is constructed and sampled when interface_type is not AXI_WRITE_ONLY ,trans_cross_ace_arsnoop_arburst_enable is set to 1
 and barier_enable & dvm_enable is set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arburst : Crosses cover points
 coherent_read_xact_type and burst_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arburst_dvm_set_barrier_set">trans_cross_ace_arsnoop_arburst_dvm_set_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_dvm_set_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_dvm_set_barrier_set_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_dvm_set_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arburst_dvm_set_barrier_set

<p>
 This covergroup captures coherant read xact_type,burst_type and slave_port_id for read transaction. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arburst_enable">trans_cross_ace_arsnoop_arburst_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_type : Captures transaction burst type

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arburst : Crosses coverpoints coherent_read_xact_type and burst_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arburst_dvm_set_barrier_unset">trans_cross_ace_arsnoop_arburst_dvm_set_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_dvm_set_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_dvm_set_barrier_unset_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_dvm_set_barrier_unset_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arburst_dvm_set_barrier_unset

<p>
 This covergroup captures coherant read xact_type,burst_type and slave_port_id for read transaction. 
 It is constructed and sampled when
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arburst_enable">trans_cross_ace_arsnoop_arburst_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_type : Captures transaction burst type

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arburst : Crosses coverpoints coherent_read_xact_type and burst_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arburst_dvm_unset_barrier_set">trans_cross_ace_arsnoop_arburst_dvm_unset_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_dvm_unset_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_dvm_unset_barrier_set_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arburst_dvm_unset_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arburst</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arburst_dvm_unset_barrier_set

<p>
 This covergroup captures coherant read xact_type,burst_type and slave_port_id for read transaction. 
 It is constructed and sampled when
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arburst_enable">trans_cross_ace_arsnoop_arburst_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_type : Captures transaction burst type

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arburst : Crosses coverpoints coherent_read_xact_type and burst_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arcache_ace_lite_barrier_set">trans_cross_ace_arsnoop_arcache_ace_lite_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_ace_lite_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_ace_lite_barrier_set_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_ace_lite_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arcache_ace_lite_barrier_set

<p>
 This Covergroup captures coherant read xact_type,cache signal and slave_port_id for read transaction.
 It is constructed and sampled when interface_type is ACE_LITE ,trans_cross_ace_arsnoop_arcache_enable set to 1 and barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 cache_type : Captures transaction cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arcache : Crosses cover points
 coherent_read_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arcache_ace_lite_barrier_unset">trans_cross_ace_arsnoop_arcache_ace_lite_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_ace_lite_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_ace_lite_barrier_unset_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_ace_lite_barrier_unset_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arcache_ace_lite_barrier_unset

<p>
 This Covergroup captures coherant read xact_type,cache signal and slave_port_id for read transaction.
 It is constructed and sampled when interface_type is ACE_LITE ,trans_cross_ace_arsnoop_arcache_enable set to 1, 
 and barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 cache_type : Captures transaction cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arcache : Crosses cover points
 coherent_read_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arcache_def">trans_cross_ace_arsnoop_arcache_def</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_def_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_def_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_def_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arcache_def

<p>
 This covergroup captures coherant read xact_type, cache signal and slave_port_id for read transaction.
 It is constructed and sampled when trans_cross_ace_arsnoop_arcache_enable set to 1, 
 dvm_enable and barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 cache_type : Captures transaction cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arcache : Crosses cover points
 coherent_read_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arcache_dvm_set_barrier_set">trans_cross_ace_arsnoop_arcache_dvm_set_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_dvm_set_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_dvm_set_barrier_set_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_dvm_set_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arcache_dvm_set_barrier_set

<p>
 This covergroup captures coherant read xact_type,cache signal and slave_port_id for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arcache_enable">trans_cross_ace_arsnoop_arcache_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 cache_type : Captures transaction cache type

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arcache : Crosses coverpoints coherent_read_xact_type and cache_type and slave_port_id

<p>

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arcache_dvm_set_barrier_unset">trans_cross_ace_arsnoop_arcache_dvm_set_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_dvm_set_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_dvm_set_barrier_unset_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_dvm_set_barrier_unset_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arcache_dvm_set_barrier_unset

<p>
 This covergroup captures coherant read xact_type, cache signal and slave_port_id for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arcache_enable">trans_cross_ace_arsnoop_arcache_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 cache_type : Captures transaction cache type

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arcache : Crosses coverpoints coherent_read_xact_type and cache_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arcache_dvm_unset_barrier_set">trans_cross_ace_arsnoop_arcache_dvm_unset_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_dvm_unset_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_dvm_unset_barrier_set_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arcache_dvm_unset_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arcache_dvm_unset_barrier_set

<p>
 This covergroup captures coherant read xact_type, cache signal and slave_port_id for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arcache_enable">trans_cross_ace_arsnoop_arcache_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 cache_type : Captures transaction cache type

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arcache : Crosses coverpoints coherent_read_xact_type and cache_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_set">trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_set_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_set

<p>
 This Covergroup captures coherant read xact_type,domain_type and slave_port_id for read transaction.
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_ardomain_enable set to 1 ,
 barrier_enable set to 1 & dvm_enable can be 0 or 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures transaction cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain : Crosses cover points
 coherent_read_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_unset">trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_unset_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_unset_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_ace_lite_barrier_unset

<p>
 This Covergroup captures coherant read xact_type,domain_type and slave_port_id for read transaction.
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_ardomain_enable set to 1 ,
 barrier_enable set to 0 & dvm_enable can be 0 or 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures transaction cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain : Crosses cover points
 coherent_read_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_set">trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_set_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_set_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_set

<p>
 This Covergroup captures coherant read xact_type,domain_type and cache signal for read transaction.
 It is constructed and sampled when when interface_type is ACE_LITE,trans_cross_ace_arsnoop_ardomain_arcache_enable set to 1 ,
 dvm_enable can be 0 or 1 & barrier_enable is set to 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache_type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain_arcache : Crosses cover points
 coherent_read_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_unset">trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_unset_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_unset_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_arcache_ace_lite_barrier_unset

<p>
 This Covergroup captures coherant read xact_type,domain_type and cache signal for read transaction.
 It is constructed and sampled when when interface_type is ACE_LITE,trans_cross_ace_arsnoop_ardomain_arcache_enable set to 1 ,
 dvm_enable can be 0 or 1 & barrier_enable is set to 0. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache_type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain_arcache : Crosses cover points
 coherent_read_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_arcache_def">trans_cross_ace_arsnoop_ardomain_arcache_def</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_def_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_def_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_def_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_arcache_def

<p>
 This Covergroup captures coherant read xact_type,domain_type and cache signal for read transaction.
 It is constructed and sampled when trans_cross_ace_arsnoop_ardomain_arcache_enable set to 1 ,
 dvm_enable and barrier_enable is set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache_type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain_arcache : Crosses cover points
 coherent_read_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_set">trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_set_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_set_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_set

<p>
 This covergroup captures coherant read xact_type,domain_type and cache signal for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_arcache_enable">trans_cross_ace_arsnoop_ardomain_arcache_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_ardomain_arcache : Crosses coverpoints coherent_read_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_unset">trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_unset_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_unset_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_arcache_dvm_set_barrier_unset

<p>
 This covergroup captures coherant read xact_type, domain_type and cache signal for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_arcache_enable">trans_cross_ace_arsnoop_ardomain_arcache_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_ardomain_arcache : Crosses coverpoints coherent_read_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_arcache_dvm_unset_barrier_set">trans_cross_ace_arsnoop_ardomain_arcache_dvm_unset_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_dvm_unset_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_dvm_unset_barrier_set_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_arcache_dvm_unset_barrier_set_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_arcache_dvm_unset_barrier_set

<p>
 This covergroup captures coherant read xact_type, domain_type and cache signal for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_arcache_enable">trans_cross_ace_arsnoop_ardomain_arcache_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_ardomain_arcache : Crosses coverpoints coherent_read_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_def">trans_cross_ace_arsnoop_ardomain_def</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_def_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_def_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_def_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_def

<p>
 This Covergroup captures coherant read xact_type,domain_type and slave_port_id for read transaction.
 It is constructed and sampled when trans_cross_ace_arsnoop_ardomain_enable set to 1,
 barrier_enable & dvm_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures transaction cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain : Crosses cover points
 coherent_read_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_set">trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_set_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_set

<p>
 This covergroup captures coherant read xact_type, domain_type and slave_port_id for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_enable">trans_cross_ace_arsnoop_ardomain_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 domain_type : Captures transaction domain type

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_ardomain : Crosses coverpoints coherent_read_xact_type and domain_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_unset">trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_unset_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_unset_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_dvm_set_barrier_unset

<p>
 This covergroup captures coherant read xact_type, domain_type and slave_port_id for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_enable">trans_cross_ace_arsnoop_ardomain_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 domain_type : Captures transaction domain type

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_ardomain : Crosses coverpoints coherent_read_xact_type and domain_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_dvm_unset_barrier_set">trans_cross_ace_arsnoop_ardomain_dvm_unset_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_dvm_unset_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_dvm_unset_barrier_set_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_ardomain_dvm_unset_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_ardomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_ardomain_dvm_unset_barrier_set

<p>
 This covergroup captures coherant read xact_type, domain_type and slave_port_id for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_enable">trans_cross_ace_arsnoop_ardomain_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 domain_type : Captures transaction domain type

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_ardomain : Crosses coverpoints coherent_read_xact_type and domain_type and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arlen_ace_lite_barrier_set">trans_cross_ace_arsnoop_arlen_ace_lite_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_ace_lite_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_ace_lite_barrier_set_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_ace_lite_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arlen_ace_lite_barrier_set

<p>
 This Covergroup captures coherant read xact_type,burst_length and slave_port_id for read transaction. 
 It is constructed and sampled when interface_type is ACE_LITE ,trans_cross_ace_arsnoop_arlen_enable is set to 1 ,
 dvm_enable is set to 1 or 0 & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arlen : Crosses cover points
 coherent_read_xact_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arlen_ace_lite_barrier_unset">trans_cross_ace_arsnoop_arlen_ace_lite_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_ace_lite_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_ace_lite_barrier_unset_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_ace_lite_barrier_unset_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arlen_ace_lite_barrier_unset

<p>
 This Covergroup captures coherant read xact_type,burst_length and slave_port_id for read transaction. 
 It is constructed and sampled when interface_type is ACE_LITE ,trans_cross_ace_arsnoop_arlen_enable is set to 1 ,
 dvm_enable & barrier_enable both are 1 or 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arlen : Crosses cover points
 coherent_read_xact_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arlen_def">trans_cross_ace_arsnoop_arlen_def</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_def_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_def_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_def_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arlen_def

<p>
 This Covergroup captures coherant read xact_type,burst_length and slave_port_id for read transaction. 
 It is constructed and sampled when interface_type is not ACE_LITE & trans_cross_ace_arsnoop_arlen_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arlen : Crosses cover points
 coherent_read_xact_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arlen_dvm_set_barrier_set">trans_cross_ace_arsnoop_arlen_dvm_set_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_dvm_set_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_dvm_set_barrier_set_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_dvm_set_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arlen_dvm_set_barrier_set

<p>
 This covergroup captures coherant read xact_type, burst_length and slave_port_id for read transaction. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arlen_enable">trans_cross_ace_arsnoop_arlen_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_length : Captures transaction burst length

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arlen : Crosses coverpoints coherent_read_xact_type and burst_length and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arlen_dvm_set_barrier_unset">trans_cross_ace_arsnoop_arlen_dvm_set_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_dvm_set_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_dvm_set_barrier_unset_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_dvm_set_barrier_unset_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arlen_dvm_set_barrier_unset

<p>
 This covergroup captures coherant read xact_type, burst_length and slave_port_id for read transaction. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arlen_enable">trans_cross_ace_arsnoop_arlen_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_length : Captures transaction burst length

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arlen : Crosses coverpoints coherent_read_xact_type and burst_length and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arlen_dvm_unset_barrier_set">trans_cross_ace_arsnoop_arlen_dvm_unset_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_dvm_unset_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_dvm_unset_barrier_set_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arlen_dvm_unset_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arlen</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arlen_dvm_unset_barrier_set

<p>
 This covergroup captures coherant read xact_type, burst_length and slave_port_id for read transaction. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arlen_enable">trans_cross_ace_arsnoop_arlen_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_length : Captures transaction burst length

</li><li>
 slave_port_id : Captures transaction slave port id 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arlen : Crosses coverpoints coherent_read_xact_type and burst_length and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dweq_1024">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dweq_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dweq_1024

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width 1024 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_1024">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_1024

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 1024 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_128">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_128_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_128

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 128 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_16">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_16_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_16

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 1024 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_256">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_256_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_256

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 256 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_32">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_32_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_32

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 32 bits. 
 It is constructed and sampled when interface_type is ACE_LITE ,trans_cross_ace_arsnoop_arsize_enable & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_512">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_512_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_512

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 512 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_64">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_64_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_set_dwlt_64

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 64 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable & barrier_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dweq_1024">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dweq_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dweq_1024

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width 1024 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable set to 1 
 & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_1024">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_1024

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 1024 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable set to 1 
 & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_128">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_128_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_128

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 128 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable set to 1 
 & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_16">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_16_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_16

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 16 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable set to 1 
 & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_256">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_256_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_256

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 256 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable set to 1 
 & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_32">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_32_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_32

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 32 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable set to 1 
 & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_512">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_512_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_512

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 512 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable set to 1 
 & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_64">trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_64_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_ace_lite_barrier_unset_dwlt_64

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 64 bits. 
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_arsnoop_arsize_enable set to 1 
 & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_def_dweq_1024">trans_cross_ace_arsnoop_arsize_def_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dweq_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_def_dweq_1024

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 256 bits. 
 It is constructed and sampled when trans_cross_ace_arsnoop_arsize_enable is set to 1 ,barrier_enable &
 dvm_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_def_dwlt_1024">trans_cross_ace_arsnoop_arsize_def_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_def_dwlt_1024

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 256 bits. 
 It is constructed and sampled when trans_cross_ace_arsnoop_arsize_enable is set to 1 ,barrier_enable &
 dvm_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_def_dwlt_128">trans_cross_ace_arsnoop_arsize_def_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_128_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_def_dwlt_128

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 128 bits. 
 It is constructed and sampled when trans_cross_ace_arsnoop_arsize_enable is set to 1 ,barrier_enable &
 dvm_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_def_dwlt_16">trans_cross_ace_arsnoop_arsize_def_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_16_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_def_dwlt_16

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 16 bits. 
 It is constructed and sampled when trans_cross_ace_arsnoop_arsize_enable is set to 1 ,barrier_enable &
 dvm_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_def_dwlt_256">trans_cross_ace_arsnoop_arsize_def_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_256_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_def_dwlt_256

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 256 bits. 
 It is constructed and sampled when trans_cross_ace_arsnoop_arsize_enable is set to 1 ,barrier_enable &
 dvm_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_def_dwlt_32">trans_cross_ace_arsnoop_arsize_def_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_32_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_def_dwlt_32

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 32 bits. 
 It is constructed and sampled when trans_cross_ace_arsnoop_arsize_enable is set to 1 ,barrier_enable &
 dvm_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_def_dwlt_512">trans_cross_ace_arsnoop_arsize_def_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_512_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_def_dwlt_512

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 512 bits. 
 It is constructed and sampled when trans_cross_ace_arsnoop_arsize_enable is set to 1 ,barrier_enable &
 dvm_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_def_dwlt_64">trans_cross_ace_arsnoop_arsize_def_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_64_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_def_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_def_dwlt_64

<p>
 This Covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 64 bits. 
 It is constructed and sampled when trans_cross_ace_arsnoop_arsize_enable is set to 1 ,barrier_enable &
 dvm_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dweq_1024">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dweq_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dweq_1024

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width 1024 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_1024">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_1024

<p>
 This covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 1024 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_128">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_128_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_128

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 128 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_16">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_16_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_16

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 16 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_256">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_256_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_256

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 256 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_32">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_32_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_32

<p>
 This covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 32 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_512">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_512_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_512

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 512 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_64">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_64_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_set_dwlt_64

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 64 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dweq_1024">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dweq_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dweq_1024

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width 1024 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_1024">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_1024

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 1024 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_128">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_128_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_128

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 128 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_16">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_16_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_16

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 16 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_256">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_256_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_256

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 256 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_32">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_32_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_32

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 32 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_512">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_512_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_512

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 512 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_64">trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_64_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_set_barrier_unset_dwlt_64

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 64 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dweq_1024">trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dweq_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dweq_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dweq_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dweq_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dweq_1024

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width 1024 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_1024">trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_1024_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_1024_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_1024_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_1024

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 1024 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_128">trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_128_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_128_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_128_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_128

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 128 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_16">trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_16_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_16_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_16_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_16

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 16 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_256">trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_256_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_256_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_256_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_256

<p>
 This covergroup captures coherant read xact_type,burst_size and slave_port_id for read transaction
 for data width less than 256 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_32">trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_32_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_32_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_32_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_32

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 32 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_512">trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_512_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_512_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_512_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_512

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 512 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_64">trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_64_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_64_cp_burst_size'>burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_64_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_arsize_dvm_unset_barrier_set_dwlt_64

<p>
 This covergroup captures coherant read xact_type, burst_size and slave_port_id for read transaction
 for data width less than 64 bits. 
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 burst_size : Captures transaction burst size

</li><li>
 slave_port_id : Captures transaction slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_arsize : Crosses coverpoints coherent_read_xact_type and burst_size and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_ace">trans_cross_axi_arburst_arlen_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_ace_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_ace_cp_burst_length'>burst_length</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_arburst_arlen_ace

<p>
 This covergroup captures attributes of burst_type & burst_length for read 
 transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen: Crosses cover points read_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dweq_1024bit">trans_cross_axi_arburst_arlen_araddr_arsize_ace_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dweq_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dweq_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_ace_dweq_1024bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range when data width is 1024 for read transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_1024bit">trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_1024bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 1024 for read transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_128bit">trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_128bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_128bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 128 for read transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_16bit">trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_16bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_16bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_16bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 1024 for read transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_256bit">trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_256bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_256bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_256bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 256 for read transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_32bit">trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_32bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_32bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 32 for read transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_512bit">trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_512bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_512bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_512bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 512 for read transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_64bit">trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_64bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_ace_dwlt_64bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 64 for read transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dweq_1024bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dweq_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dweq_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dweq_1024bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range when data width is 1024 for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_1024bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_1024bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 1024 for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_128bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_128bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_128bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 128 for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_16bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_16bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_16bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_16bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 16 for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_256bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_256bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_256bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_256bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 256 for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_32bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_32bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_32bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 32 for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_512bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_512bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_512bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_512bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 512 for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_64bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_64bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi3_dwlt_64bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 64 for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dweq_1024bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dweq_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dweq_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dweq_1024bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range when data width is 1024 for read transaction.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_1024bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_1024bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 1024 for read transaction.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_128bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_128bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_128bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 128 for read transaction.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_16bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_16bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_16bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_16bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 16 for read transaction.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_256bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_256bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_256bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_256bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 256 for read transaction.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_32bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_32bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_32bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 32 for read transaction.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_512bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_512bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_512bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_512bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 512 for read transaction.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_64bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_64bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid_arsize</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_dwlt_64bit

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range for data width less than 64 for read transaction.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_32bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_32bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_32bit

<p>
 Coverpoints:

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range when data width is 32 for read transaction.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_64bit">trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_64bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_araddr_arsize_axi4_lite_dweq_64bit

<p>
 Coverpoints:

<p>
 This covergroup captures attributes of read_burst_type,burst_length ,burst_size and
 address range when data width is 64 for read transaction.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_axi3">trans_cross_axi_arburst_arlen_araddr_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_axi3_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_arburst_arlen_araddr_axi3

<p>
 This covergroup captures attributes of burst_type & burst_length & address range 
 for read transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr: Crosses cover points read_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_araddr_axi4">trans_cross_axi_arburst_arlen_araddr_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_araddr_axi4_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr_min</li>
<li style='border: none;'>axi_arburst_arlen_araddr_mid</li>
<li style='border: none;'>axi_arburst_arlen_araddr_max</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_arburst_arlen_araddr_axi4

<p>
 This covergroup captures attributes of burst_type & burst_length & address range 
 for read transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr: Crosses cover points read_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arcache_ace">trans_cross_axi_arburst_arlen_arcache_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_ace_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_ace_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arcache_ace

<p>
 This covergroup captures attributes of burst_type,burst_length and cache_type for read transaction.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE. 

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arcache: Crosses cover points read_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arcache_axi3">trans_cross_axi_arburst_arlen_arcache_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi3_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>cache_type:</b>non_cacheable_non_bufferable, bufferable_or_modifiable_only, cacheable_but_no_alloc, cacheable_bufferable_but_no_alloc, cacheable_write_through_allocate_on_read_only, cacheable_write_back_allocate_on_read_only, cacheable_write_through_allocate_on_write_only, cacheable_write_back_allocate_on_write_only, cacheable_write_through_allocate_on_both_read_write, cacheable_write_back_allocate_on_both_read_write</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arcache_axi3

<p>
 This covergroup captures attributes of burst_type,burst_length and cache_type for read transaction.
 It is constructed and sampled when interface type is AXI3. 

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arcache: Crosses cover points read_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arcache_axi4">trans_cross_axi_arburst_arlen_arcache_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi4_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arcache_axi4

<p>
 This covergroup captures attributes of burst_type,burst_length and cache_type for read transaction.
 It is constructed and sampled when interface type is AXI4. 

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arcache: Crosses cover points read_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arcache_axi4_lite">trans_cross_axi_arburst_arlen_arcache_axi4_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi4_lite_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi4_lite_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi4_lite_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arcache_axi4_lite_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arcache_axi4_lite

<p>
 This covergroup captures attributes of burst_type,burst_length and cache_type for read transaction.
 It is constructed and sampled when interface type is AXI4_LITE. 

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arcache: Crosses cover points read_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arprot_ace">trans_cross_axi_arburst_arlen_arprot_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_ace_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_ace_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arprot_ace

<p>
 This covergroup captures attributes of burst_type,burst_length and protection signal for read transaction.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arprot: Crosses cover points read_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arprot_axi3">trans_cross_axi_arburst_arlen_arprot_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi3_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_arburst_arlen_arprot

<p>
 This covergroup captures attributes of burst_type,burst_length and protection signal for read transaction.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arprot: Crosses cover points read_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arprot_axi4">trans_cross_axi_arburst_arlen_arprot_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi4_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arprot_axi4

<p>
 This covergroup captures attributes of burst_type,burst_length and protection signal for read transaction.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arprot: Crosses cover points read_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arprot_axi4_lite">trans_cross_axi_arburst_arlen_arprot_axi4_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi4_lite_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi4_lite_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi4_lite_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arprot_axi4_lite_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arprot_axi4_lite

<p>
 This covergroup captures attributes of burst_type,burst_length and protection signal for read transaction.
 It is constructed and sampled when interface type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arprot: Crosses cover points read_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_ace_dweq_1024bit">trans_cross_axi_arburst_arlen_arsize_ace_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dweq_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_ace_dweq_1024bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is 1024 bit.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_1024bit">trans_cross_axi_arburst_arlen_arsize_ace_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_ace_dwlt_1024bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 1024 bit.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_128bit">trans_cross_axi_arburst_arlen_arsize_ace_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_ace_dwlt_128bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 128 bit.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_16bit">trans_cross_axi_arburst_arlen_arsize_ace_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_16bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_ace_dwlt_16bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 16 bit.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_256bit">trans_cross_axi_arburst_arlen_arsize_ace_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_256bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_ace_dwlt_256bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 256 bit.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_32bit">trans_cross_axi_arburst_arlen_arsize_ace_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_ace_dwlt_32bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 32 bit.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_512bit">trans_cross_axi_arburst_arlen_arsize_ace_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_512bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_ace_dwlt_512bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 512 bit.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_64bit">trans_cross_axi_arburst_arlen_arsize_ace_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_ace_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_ace_dwlt_64bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 64 bit.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi3_dweq_1024bit">trans_cross_axi_arburst_arlen_arsize_axi3_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dweq_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi3_dweq_128bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is 1024 bit.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_1024bit">trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_1024bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 1024 bit.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_128bit">trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_128bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 64 bit.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_16bit">trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_16bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_16bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 16 bit.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_256bit">trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_256bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_256bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 256 bit.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_32bit">trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_32bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 32 bit.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_512bit">trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_512bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_512bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 512 bit.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_64bit">trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi3_dwlt_64bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 64 bit.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_dweq_1024bit">trans_cross_axi_arburst_arlen_arsize_axi4_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dweq_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_dweq_1024bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is 1024 bit.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_1024bit">trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_1024bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 1024 bit.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_128bit">trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_128bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 128 bit.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_16bit">trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_16bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_16bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 16 bit.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_256bit">trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_256bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_256bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 256 bit.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_32bit">trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_32bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 32 bit.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_512bit">trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_512bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_512bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 512 bit.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_64bit">trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_dwlt_64bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 64 bit.
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dweq_1024bit">trans_cross_axi_arburst_arlen_arsize_axi4_lite_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dweq_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_lite_dweq_1024bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is 1024 bit.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_1024bit">trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_1024bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_1024bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 1024 bit.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_128bit">trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_128bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 128 bit.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_16bit">trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_16bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_16bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 16 bit.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_256bit">trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_256bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_256bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 256 bit.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_32bit">trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_32bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 32 bit.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_512bit">trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_512bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_512bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 512 bit.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_64bit">trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_arsize_axi4_lite_dwlt_64bit

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction when data width is less than 64 bit.
 It is constructed and sampled when interface_type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_axi3">trans_cross_axi_arburst_arlen_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_axi3_cp_burst_length'>burst_length</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_arburst_arlen_axi3

<p>
 This covergroup captures attributes of burst_type & burst_length for read 
 transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen: Crosses cover points read_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_axi4">trans_cross_axi_arburst_arlen_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_axi4_cp_burst_length'>burst_length</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_arburst_arlen_axi4

<p>
 This covergroup captures attributes of burst_type & burst_length for read 
 transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen: Crosses cover points read_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_axi4_lite">trans_cross_axi_arburst_arlen_axi4_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_axi4_lite_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_axi4_lite_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_axi4_lite_cp_burst_length'>burst_length</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_arburst_arlen_axi4_lite

<p>
 This covergroup captures attributes of burst_type & burst_length for read 
 transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen: Crosses cover points read_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_rresp_all_axi3">trans_cross_axi_arburst_arlen_rresp_all_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_rresp_all_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_rresp_all_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_rresp_all_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_rresp_all_axi3_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_rresp_all_axi3

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI3 or AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_rresp_all_axi4">trans_cross_axi_arburst_arlen_rresp_all_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_rresp_all_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_rresp_all_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_rresp_all_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arlen_rresp_all_axi4_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_arlen_rresp_all_axi4

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arqos_ace">trans_cross_axi_arburst_arqos_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arqos_ace_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arqos_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arqos_ace_cp_qos'>qos</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>qos:</b>qos_range_0_1, qos_range_2_3, qos_range_4_7, qos_range_8_15</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arqos</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes of burst_type and qos for A
 transaction at subordinate.
 Covergroup: trans_cross_axi_arburst_arqos_ace

<p>
 It is constructed when interface type can be AXI_ACE or ACE_LITE
 It is sampled when transaction type is set to WRITE OR READ_WRITE

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 qos: Captures ranges of QOS values

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arqos_ace: Crosses cover points read_xact_type, burst_type and qos

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arqos_axi4">trans_cross_axi_arburst_arqos_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arqos_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arqos_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_arqos_axi4_cp_qos'>qos</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>qos:</b>qos_range_0_1, qos_range_2_3, qos_range_4_7, qos_range_8_15</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arqos</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes of burst_type and qos for AXI 
 transaction at subordinate.
 Covergroup: trans_cross_axi_arburst_arqos_axi4

<p>
 It is constructed when interface type can be AXI4.
 It is sampled when transaction type is set to WRITE OR READ_WRITE

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 qos: Captures ranges of QOS values

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arqos: Crosses cover points read_xact_type, burst_type and qos

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi3_ace_arlen_ace_araddr_ace">trans_cross_axi_arburst_axi3_ace_arlen_ace_araddr_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_araddr_ace_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_araddr_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_araddr_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_araddr_ace_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_arburst_axi3_ace_arlen_ace_araddr_ace

<p>
 This covergroup captures attributes of burst_type & burst_length & address range 
 for read transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr: Crosses cover points read_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_exclusive_not_axi3">trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_exclusive_not_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_exclusive_not_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_exclusive_not_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_exclusive_not_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_exclusive_not_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_exclusive_not_axi3

<p>
 This covergroup captures attributes of burst_type,burst_length and atomic_type for read normal & exclusive transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE & exclusive_access_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_no_exclusive_not_axi3">trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_no_exclusive_not_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_no_exclusive_not_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_no_exclusive_not_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_no_exclusive_not_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_no_exclusive_not_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>atomic_type:</b>normal</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_axi3_ace_arlen_ace_arlock_no_exclusive_not_axi3

<p>
 This covergroup captures attributes of burst_type,burst_length and atomic_type for read normal transaction.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE .

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_all">trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_all_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_all_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_all_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_all_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_all

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_no_exclusive">trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_no_exclusive_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_no_exclusive_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_no_exclusive_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_no_exclusive_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_axi3_ace_arlen_ace_rresp_no_exclusive

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI_ACE or ACE_LITE or AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_araddr_axi3_axi4">trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_araddr_axi3_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_araddr_axi3_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_araddr_axi3_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_araddr_axi3_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_araddr_axi3_axi4_cp_addr'>addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_araddr</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_araddr_axi3_axi4

<p>
 This covergroup captures attributes of read_xburst_type & burst_length & address range 
 for read transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_araddr: Crosses cover points read_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_exclusive_not_axi3">trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_exclusive_not_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_exclusive_not_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_exclusive_not_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_exclusive_not_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_exclusive_not_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_axi3_ace_arlen_axi4_lite_arlock_exclusive_not_axi3

<p>
 This covergroup captures attributes of burst_type,burst_length and atomic_type for read normal & exclusive transaction.
 It is constructed and sampled when interface_type is AXI4_LITE & exclusive_access_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_no_exclusive_not_axi3">trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_no_exclusive_not_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_no_exclusive_not_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_no_exclusive_not_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_no_exclusive_not_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_no_exclusive_not_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>atomic_type:</b>normal</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_arlock_no_exclusive_not_axi3

<p>
 This covergroup captures attributes of burst_type,burst_length and atomic_type for read normal transaction.
 It is constructed and sampled when interface_type is AXI4_LITE .

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_all">trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_all_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_all_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_all_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_all_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_all

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction at subordinate.
 It is constructed and sampled when trans_cross_axi_arburst_arlen_rresp_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_no_exclusive">trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_no_exclusive_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_no_exclusive_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_no_exclusive_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_no_exclusive_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, slverr_resp, decerr_resp</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_arburst_axi4_lite_arlen_axi4_lite_rresp_no_exclusive

<p>
 This covergroup captures attributes of read_burst_type & burst_length & response type
 for read transaction at subordinate.
 It is constructed and sampled when interface type is set to AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_burst_type_len_atomictype_axi3">trans_cross_axi_read_burst_type_len_atomictype_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_burst_type_len_atomictype_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_burst_type_len_atomictype_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_burst_type_len_atomictype_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_burst_type_len_atomictype_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_burst_type_len_atomictype_axi3

<p>
 This covergroup captures attributes of burst_type,burst_length and atomic_type for read transaction.
 It is constructed and sampled when interface_type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_burst_type_len_atomictype_axi4">trans_cross_axi_read_burst_type_len_atomictype_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_burst_type_len_atomictype_axi4_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_burst_type_len_atomictype_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_burst_type_len_atomictype_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_burst_type_len_atomictype_axi4_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_arburst_arlen_arlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_burst_type_len_atomictype_axi4

<p>
 This covergroup captures attributes of burst_type,burst_length and atomic_type for read transactions .
 It is constructed and sampled when interface_type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length">trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_chunk_burst_type'>chunk_burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_chunk_burst_size'>chunk_burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_chunk_length'>chunk_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_rchunkstrb'>rchunkstrb</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_rchunknum'>rchunknum</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_archunken'>archunken</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_rchunkstrb_pattern'>rchunkstrb_pattern</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_coherent_xact_type'>coherent_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_data_width'>data_width</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length_cp_read_xact_type'>read_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>chunk_burst_type:</b>incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>chunk_burst_size:</b>burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
<li style='border: none;'>    <b>chunk_length:</b>chunk_length</li>
<li style='border: none;'>    <b>rchunkstrb:</b>rchunkstrb, rchunkstrb_bit_position_1, rchunkstrb_bit_position_2, rchunkstrb_bit_position_4, rchunkstrb_bit_position_8, rchunkstrb_bit_position_16, rchunkstrb_bit_position_32, rchunkstrb_bit_position_64, rchunkstrb_bit_position_128, rchunkstrb_all_8bit_ones</li>
<li style='border: none;'>    <b>rchunknum:</b>rchunknum_val_0, rchunknum_val_1, rchunknum_val_2, rchunknum_val_3, rchunknum_val_4, rchunknum_val_5, rchunknum_val_6, rchunknum_val_7</li>
<li style='border: none;'>    <b>archunken:</b>archunk_0, archunk_1</li>
<li style='border: none;'>    <b>rchunkstrb_pattern:</b>all_ones, walking_ones, reverse_ones</li>
<li style='border: none;'>    <b>coherent_xact_type:</b>readnosnoop, readonce, readoncecleaninvalid, readoncemakeinvalid</li>
<li style='border: none;'>    <b>data_width:</b>data_width_128, data_width_256, data_width_512, data_width_1024</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1, burst_length</li>
<li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>rdata_chunk_data_width_burst_size_burst_length</li>
<li style='border: none;'>rdata_chunk_data_width_burst_size</li>
<li style='border: none;'>rdata_chunk_burst_type_burst_size</li>
<li style='border: none;'>rdata_chunk_chunk_strb_pattern_burst_type_burst_size</li>
<li style='border: none;'>rdata_chunk_rchunkstrb_burst_type_burst_size_xact_type</li>
<li style='border: none;'>rdata_chunk_rchunknum_burst_type_burst_size_xact_type</li>
<li style='border: none;'>rdata_chunk_rchunkstrb_burst_type_burst_size_coh_xact_type</li>
<li style='border: none;'>rdata_chunk_rchunknum_burst_type_burst_size_coh_xact_type</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for read channel such as chunken,chunkv,chunk_burst_type,
 chunk_burst_size,chunk_length,chunkstrobe and chunknum.

<p>
 Covergroup: trans_cross_rchunk_xact_type_rchunkstrb_rchunknum_length

<p>
 It is constructed & sampled when interface type can be AXI5 or ACE5_LITE. 

<p>
 Coverpoints:

<p>

<ul><li>
 archunken: Captures archunken values 

</li><li>
 rchunkv: Captures rchunkv values 

</li><li>
 chunk_burst_type: Captures burst transaction type

</li><li>
 chunk_burst_size: Captures burst size transaction type

</li><li>
 chunk_length: Captures chunk_length 

</li><li>
 rchunkstrb: Captures rchunkstrb values 

</li><li>
 rchunknum: Captures rchunknum values 

</li><li>
 rchunkstrb_pattern: Captures rchunkstrb_pattern values 

</li><li>
 coherent_xact_type: Captures coherent_xact_type values 

</li><li>
 read_xact_type: Captures xact_type READ value

</li><li>
 data_width: Captures data_width values 

</li><li>
 chunk_burst_length: Captures burst_length values 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 rdata_chunk_data_width_burst_size_burst_length: Crosses cover points chunk_burst_size, burst_length, data_width

</li><li>
 rdata_chunk_data_width_burst_size: Crosses cover points chunk_burst_size, data_width

</li><li>
 rdata_chunk_burst_type_burst_size: Crosses cover points chunk_burst_type, chunk_burst_size

</li><li>
 rdata_chunk_chunk_strb_pattern_burst_type_burst_size: Crosses cover point chunk_burst_type, chunk_burst_size, rchunkstrb_pattern

</li><li>
 rdata_chunk_archunken_read_xact_type: Crosses cover point read_xact_type, archunken 

</li><li>
 rdata_chunk_archunken_coherent_xact_type: Crosses cover point coherent_xact_type, archunken

</li><li>
 rdata_chunk_rchunkstrb_burst_type_burst_size_xact_type: Crosses cover point rchunkstrb, chunk_burst_type, chunk_burst_size, read_xact_type

</li><li>
 rdata_chunk_rchunknum_burst_type_burst_size_xact_type: Crosses cover point rchunknum, chunk_burst_type, chunk_burst_size, read_xact_type

</li><li>
 rdata_chunk_rchunkstrb_burst_type_burst_size_coh_xact_type: Crosses cover point rchunkstrb, chunk_burst_type, chunk_burst_size, coherent_xact_type

</li><li>
 rdata_chunk_rchunknum_burst_type_burst_size_coh_xact_type: Crosses cover point rchunknum, chunk_burst_type, chunk_burst_size, coherent_xact_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_read_xact_type_armmusecsid_armmusid">trans_cross_read_xact_type_armmusecsid_armmusid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_read_xact_type_armmusecsid_armmusid_cp_stream_id'>stream_id</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_read_xact_type_armmusecsid_armmusid_cp_sec_or_non_sec_stream'>sec_or_non_sec_stream</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_read_xact_type_armmusecsid_armmusid_cp_read_xact_type'>read_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>stream_id:</b>stream_id_range_min, stream_id_range_mid, stream_id_range_max</li>
<li style='border: none;'>    <b>sec_or_non_sec_stream:</b>secure_stream, non_secure_stream</li>
<li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>read_xact_type_armmusecsid_armmusid</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for read transaction type,stream_id and sec_or_non_sec_stream.
 Covergroup: trans_cross_read_xact_type_awmmusecsid_awmmusid

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures write transaction type

</li><li>
 stream_id: Captures stream id 

</li><li>
 sec_or_non_sec_stream: Captures sec_or_non_sec_stream

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 read_xact_type_armmusecsid_armmusid: Crosses cover points read_xact_type,stream_id and sec_or_non_sec_stream

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_read_xact_type_armmussidv_armmussid">trans_cross_read_xact_type_armmussidv_armmussid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_read_xact_type_armmussidv_armmussid_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_read_xact_type_armmussidv_armmussid_cp_sub_stream_id_valid'>sub_stream_id_valid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_read_xact_type_armmussidv_armmussid_cp_sub_stream_id'>sub_stream_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>sub_stream_id_valid:</b>sub_stream_id_valid, sub_stream_id_invalid</li>
<li style='border: none;'>    <b>sub_stream_id:</b>sub_stream_id_range_min, sub_stream_id_range_mid, sub_stream_id_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>read_xact_type_armmussidv_armmussid</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for read transaction type sub_stream_id_valid and sub_stream_id.
 Covergroup: trans_cross_read_xact_type_armmusecsid_armmusid

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures write transaction type

</li><li>
 sub_stream_id valid: Captures sub_stream id valid

</li><li>
 sub_stream_id: Captures sub stream id 

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 read_xact_type_awmmusecsidv_awmmusid: Crosses cover points read_xact_type,sub_stream_id and sub_stream_id_valid

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_meta_axi_read">trans_meta_axi_read</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_read_cp_ARVALID_to_ARREADY_Delay'>ARVALID_to_ARREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_read_cp_RVALID_to_RREADY_Delay'>RVALID_to_RREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_read_cp_ARVALID_to_prev_ARVALID_Delay'>ARVALID_to_prev_ARVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_read_cp_RVALID_to_prev_RVALID_Delay'>RVALID_to_prev_RVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_read_cp_ARVALID_to_first_RVALID_Delay'>ARVALID_to_first_RVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_read_cp_ARVALID_before_ARREADY'>ARVALID_before_ARREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_read_cp_ARREADY_before_ARVALID'>ARREADY_before_ARVALID</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_read_cp_RVALID_before_RREADY'>RVALID_before_RREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_meta_axi_read_cp_RREADY_before_RVALID'>RREADY_before_RVALID</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ARVALID_to_ARREADY_Delay:</b>arvalid_to_arready_delay_min, arvalid_to_arready_delay_mid, arvalid_to_arready_delay_max</li>
<li style='border: none;'>    <b>RVALID_to_RREADY_Delay:</b>rvalid_to_rready_delay_min, rvalid_to_rready_delay_mid, rvalid_to_rready_delay_max</li>
<li style='border: none;'>    <b>ARVALID_to_prev_ARVALID_Delay:</b>arvalid_to_prev_arvalid_delay_min, arvalid_to_prev_arvalid_delay_mid, arvalid_to_prev_arvalid_delay_max</li>
<li style='border: none;'>    <b>RVALID_to_prev_RVALID_Delay:</b>rvalid_to_prev_rvalid_delay_min, rvalid_to_prev_rvalid_delay_mid, rvalid_to_prev_rvalid_delay_max</li>
<li style='border: none;'>    <b>ARVALID_to_first_RVALID_Delay:</b>arvalid_to_first_rvalid_delay_min, arvalid_to_first_rvalid_delay_mid, arvalid_to_first_rvalid_delay_max</li>
<li style='border: none;'>    <b>ARVALID_before_ARREADY:</b>arvalid_before_arready</li>
<li style='border: none;'>    <b>ARREADY_before_ARVALID:</b>arready_before_arvalid</li>
<li style='border: none;'>    <b>RVALID_before_RREADY:</b>rvalid_before_rready</li>
<li style='border: none;'>    <b>RREADY_before_RVALID:</b>rready_before_rvalid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_meta_axi_read

<p>
 This Covergroup captures delay and predelay scenarios for handshake between valid and ready signal for read address, 
 and read data channels.
 It is constructed and sampled when interface type is not AXI_WRITE_ONLY & trans_meta_axi_read_enable is asserted.

<p>
 Coverpoints:

<ul><li>
 ARVALID_to_ARREADY_Delay: Captures min, mid and max range of delays between signals arvalid and arready

</li><li>
 RVALID_to_RREADY_Delay: Captures min, mid and max range of delays between signals rvalid and rready

</li><li>
 ARVALID_to_prev_ARVALID_Delay: Captures min, mid and max range of delays between current and previous arvalid signals

</li><li>
 RVALID_to_prev_RVALID_Delay: Captures min, mid and max range of delays between current and previous rvalid signals

</li><li>
 ARVALID_to_first_RVALID_Delay: Captures min, mid and max range of delays between arvalid and first rvalid signals

</li><li>
 ARVALID_before_ARREADY: Captures if ARVALID signal comes before ARREADY signal 

</li><li>
 ARREADY_before_ARVALID: Captures if ARREADY signal comes before ARVALID signal

</li><li>
 RVALID_before_RREADY: Captures if RVALID signal comes before RREADY signal 

</li><li>
 RREADY_before_RVALID: Captures if RREADY signal comes before RVALID signal

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_barrier_outstanding_xact_ace">trans_ace_barrier_outstanding_xact_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_barrier_outstanding_xact_ace_cp_barrier_outstanding_xact'>barrier_outstanding_xact</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>barrier_outstanding_xact:</b>barrier_outstanding_xact_range_low, barrier_outstanding_xact_range_med, barrier_outstanding_xact_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_barrier_outstanding_xact_ace

<p>
 This Covergroup captures barrier outstanding transaction.
 It is constructed when interface type is AXI_ACE and trans_ace_barrier_outstanding_xact_enable &
 barrier enable set to 1.

<p>
 Coverpoints:<br>

<p>
 barrier_outstanding_xact : Captures total number of read and write barrier outstanding
 transactions. When <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is configured as
 AXI_ACE maximum number of 256 outstanding transactions is tracked. When
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is configured as ACE_LITE, outstanding
 transactions greater than 256 are also tracked. 
 This is as per section C8.4.1 of AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613" </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_barrier_outstanding_xact_acelite">trans_ace_barrier_outstanding_xact_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_barrier_outstanding_xact_acelite_cp_barrier_outstanding_xact'>barrier_outstanding_xact</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>barrier_outstanding_xact:</b>barrier_outstanding_xact_range_low, barrier_outstanding_xact_range_med, barrier_outstanding_xact_range_max, barrier_outstanding_xact_range_above_256</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_barrier_outstanding_xact_acelite<br>

<p>
 This Covergroup captures barrier outstanding transaction.
 It is constructed when interface type is ACE_LITE and trans_ace_barrier_outstanding_xact_enable &
 barrier enable set to 1.

<p>
 Coverpoints:<br>

<p>
 barrier_outstanding_xact : Captures total number of read and write barrier outstanding
 transactions. When <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is configured as
 AXI_ACE maximum number of 256 outstanding transactions is tracked. When
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is configured as ACE_LITE, outstanding
 transactions greater than 256 are also tracked. 
 This is as per section C8.4.1 of AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613" </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_cp_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid'>num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid:</b>num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid<br>

<p>
 This covergroup captures the number of outstanding transactions with DVM TLBI requests with different ARID.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_outstanding_xacts_range_enable">cov_num_outstanding_xacts_range_enable</a> = 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_id_width">id_width</a> != 0
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> > 0
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is programmed to 0 then 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_id_width">id_width</a> is considered for creation of bins.
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is programmed to 1 then 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is considered for creation of bins. 

<p>
 Coverpoints: <br>

<p>

<ul><li>
 num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid: The number of bins will be equal to the programmed value of 
 User-defined macron SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 If user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8.

<p>

</li><li>
 Example:
 If outstanding DVM TLBI transactions have the following IDs:
 ARID1 ARID1 ARID2 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_cp_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range'>num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range:</b>num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_0, num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_1, num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_2, num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_3, num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_4, num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_5, num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_6, num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_7</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range<br>

<p>
 This covergroup captures the range of arid values for transactions with DVM TLBI requests.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_num_outstanding_xacts_range_enable">cov_num_outstanding_xacts_range_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> >= 3
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is programmed to 0 then 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_id_width">id_width</a> is considered for creation of bins.
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is programmed to 1 then 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is considered for creation of bins. 

<p>
 Coverpoints: <br>

<p>

<ul><li>
 num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range: This will construct eight different bins 
 to cover all the possible ranges of arid.
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 

<p>

</li><li>
 Example:
 If id_wdith is 7 then num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range can be 0 to 127 and 
 that will be cover under defined 8 bins as follows. 

<p>
 num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_0 [0 : 15]
 num_outstanding_dvm_tlb_invalidate_xact_with_diff_arid_range_1 [16 : 31]
 num_outstanding_dvm_tlb_invalidate_xact_with_diff_arid_range_2 [32 : 47]
 num_outstanding_dvm_tlb_invalidate_xact_with_diff_arid_range_3 [48 : 63]
 num_outstanding_dvm_tlb_invalidate_xact_with_diff_arid_range_4 [64 : 79]
 num_outstanding_dvm_tlb_invalidate_xact_with_diff_arid_range_5 [80 : 95]
 num_outstanding_dvm_tlb_invalidate_xact_with_diff_arid_range_6 [96 : 111]
 num_outstanding_dvm_tlb_invalidate_xact_with_diff_arid_range_7 [112 : 127]

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_cp_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid'>num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid:</b>num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid<br>

<p>
 This covergroup captures the number of outstanding transactions with DVM TLBI requests with a matching ARID.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable</a> = 1
 Configured value of <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_dvm_tlbi_num_outstanding_xacts">cov_bins_dvm_tlbi_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_read_outstanding_xact">num_read_outstanding_xact</a> if 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid: The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_dvm_tlbi_num_outstanding_xacts">cov_bins_dvm_tlbi_num_outstanding_xacts</a> and the default value of which is 64.

<p>

</li><li>
 Example:
 If outstanding DVM TLBI transactions have the following IDs: ARID1 ARID1 ARID3 ARID1 ARID3 ARID2
 and <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_same_id_in_dvm_tlbi_outstanding_xacts">cov_same_id_in_dvm_tlbi_outstanding_xacts</a> is programmed to ARID1.
 The bins hit will be 1,2 and 3 as there are 3 outstanding DVM TLBI transactions matching with ARID1. 

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_num_outstanding_snoop_xacts">trans_ace_num_outstanding_snoop_xacts</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_num_outstanding_snoop_xacts_cp_num_outstanding_snoop_xacts'>num_outstanding_snoop_xacts</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>num_outstanding_snoop_xacts:</b>num_outstanding_snoop_xacts</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_num_outstanding_snoop_xacts<br>

<p>
 It is constructed and sampled when interface_type is AXI_ACE and trans_ace_num_outstanding_snoop_xacts_enable set to 1.

<p>
 Coverpoints: <br>

<p>

<ul><li>
num_outstanding_snoop_xacts: Captures the number of outstanding snoop 
 transactions.The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_snoop_xacts">cov_bins_num_outstanding_snoop_xacts</a>, the
 default value of which is 64. 
 Configured value of <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_snoop_xacts">cov_bins_num_outstanding_snoop_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_snoop_xact">num_outstanding_snoop_xact</a> which
 indicates the number of outstanding snoop transactions VIP can support.

<p>
 Applicable only for master and when <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE.

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_diff_arid">trans_axi_num_outstanding_xacts_with_diff_arid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_diff_arid_cp_read_outstanding_xacts_with_diff_arid'>read_outstanding_xacts_with_diff_arid</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_outstanding_xacts_with_diff_arid:</b>read_outstanding_xacts_with_diff_arid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_num_outstanding_xacts_with_diff_arid<br>

<p>
 It is constructed and sampled when trans_axi_num_outstanding_xacts_with_diff_arid_enable & 
 id_width set to 1 and cov_num_outstanding_xacts_range_enable set to 0.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 read_outstanding_xacts_with_diff_arid: Captures the number of
 outstanding read transactions with different ARID value.
 The number of bins will be equal to the programmed value of User-defined macro
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8

<p>
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:
 If outstanding transactions have the following IDs: ARID1 ARID1 ARID2
 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_diff_arid_range">trans_axi_num_outstanding_xacts_with_diff_arid_range</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_diff_arid_range_cp_read_outstanding_xacts_with_diff_arid_range'>read_outstanding_xacts_with_diff_arid_range</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_outstanding_xacts_with_diff_arid_range:</b>read_outstanding_xacts_with_diff_arid_range_0, read_outstanding_xacts_with_diff_arid_range_1, read_outstanding_xacts_with_diff_arid_range_2, read_outstanding_xacts_with_diff_arid_range_3, read_outstanding_xacts_with_diff_arid_range_4, read_outstanding_xacts_with_diff_arid_range_5, read_outstanding_xacts_with_diff_arid_range_6, read_outstanding_xacts_with_diff_arid_range_7</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_num_outstanding_xacts_with_diff_arid_range<br>

<p>
 It is constructed and sampled when trans_axi_num_outstanding_xacts_with_diff_arid_range_enable & cov_num_outstanding_xacts_range_enable
 set to 1 and read_chan_id_width >=3.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 read_outstanding_xacts_with_diff_arid_range: This cover group captures the range of
 arid values of outstanding read transactions.
 This covergroup will construct eight different bins to cover all the possible ranges of arid.
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:
 If id_wdith is 7 then read_outstanding_xacts_with_diff_arid_range can be 0 to 127 and that will be cover under defined 8 bins as follows. 

<p>
 read_outstanding_xacts_with_diff_arid_range_0 [0 : 15]
 read_outstanding_xacts_with_diff_arid_range_1 [16 : 31]
 read_outstanding_xacts_with_diff_arid_range_2 [32 : 47]
 read_outstanding_xacts_with_diff_arid_range_3 [48 : 63]
 read_outstanding_xacts_with_diff_arid_range_4 [64 : 79]
 read_outstanding_xacts_with_diff_arid_range_5 [80 : 95]
 read_outstanding_xacts_with_diff_arid_range_6 [96 : 111]
 read_outstanding_xacts_with_diff_arid_range_7 [112 : 127]

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_diff_awid">trans_axi_num_outstanding_xacts_with_diff_awid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_diff_awid_cp_write_outstanding_xacts_with_diff_awid'>write_outstanding_xacts_with_diff_awid</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_outstanding_xacts_with_diff_awid:</b>write_outstanding_xacts_with_diff_awid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_num_outstanding_xacts_with_diff_awid<br>

<p>
 It is constructed and sampled when trans_axi_num_outstanding_xacts_with_diff_awid_enable &
 cov_num_outstanding_xacts_range_enable set to 1 ,num_outstanding_xacts is not -1 and id_width is not 0.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 write_outstanding_xacts_with_diff_awid: Captures the number of
 outstanding write transactions with different AWID.
 The number of bins will be equal to the programmed value of User-defined macro 
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for AWID width greater than 8

<p>
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_write_chan_id_width">write_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:

<p>
 If outstanding transactions have the following IDs: AWID1 AWID1 AWID2
 AWID3 AWID4 AWID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with AWID1,AWID2
 AWID3 AWID4 AWID5) 
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique AWID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 AWID values further bins will keep getting hit.

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_diff_awid_range">trans_axi_num_outstanding_xacts_with_diff_awid_range</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_diff_awid_range_cp_write_outstanding_xacts_with_diff_awid_range'>write_outstanding_xacts_with_diff_awid_range</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_outstanding_xacts_with_diff_awid_range:</b>write_outstanding_xacts_with_diff_awid_range_0, write_outstanding_xacts_with_diff_awid_range_1, write_outstanding_xacts_with_diff_awid_range_2, write_outstanding_xacts_with_diff_awid_range_3, write_outstanding_xacts_with_diff_awid_range_4, write_outstanding_xacts_with_diff_awid_range_5, write_outstanding_xacts_with_diff_awid_range_6, write_outstanding_xacts_with_diff_awid_range_7</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_num_outstanding_xacts_with_diff_awid_range<br>

<p>
 It is constructed and sampled when trans_axi_num_outstanding_xacts_with_diff_awid_range_enable & 
 cov_num_outstanding_xacts_range_enable set to 1 ,num_outstanding_xacts is not -1 and write_chan_id_width >= 3.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 write_outstanding_xacts_with_diff_awid_range: This cover group captures the range of
 awid values of outstanding write transactions.
 This covergroup will construct eight different bins to cover all the possible ranges of awid.
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:
 If id_wdith is 7 then write_outstanding_xacts_with_diff_awid_range can be 0 to 127 and that will be cover under defined 8 bins as follows. 

<p>
 write_outstanding_xacts_with_diff_awid_range_0 [0 : 15]
 write_outstanding_xacts_with_diff_awid_range_1 [16 : 31]
 write_outstanding_xacts_with_diff_awid_range_2 [32 : 47]
 write_outstanding_xacts_with_diff_awid_range_3 [48 : 63]
 write_outstanding_xacts_with_diff_awid_range_4 [64 : 79]
 write_outstanding_xacts_with_diff_awid_range_5 [80 : 95]
 write_outstanding_xacts_with_diff_awid_range_6 [96 : 111]
 write_outstanding_xacts_with_diff_awid_range_7 [112 : 127]

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_multiple_same_arid">trans_axi_num_outstanding_xacts_with_multiple_same_arid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_multiple_same_arid_cp_read_outstanding_same_id'>read_outstanding_same_id</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_multiple_same_arid_cp_num_outstanding_read'>num_outstanding_read</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_outstanding_same_id:</b>read_same_arid</li>
<li style='border: none;'>    <b>num_outstanding_read:</b>read_outstanding_xacts</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>cross_same_id_with_num_outstanding_xacts</li>
</ul></td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_axi_num_outstanding_xacts_with_multiple_same_arid<br>

<p>
 This covergroup captures the number of outstanding read transactions
 with same ARID values which is in progress, if master is programmed
 with multiple same ids. For Example : If a master is programmed with
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3], then the
 master will have three different ids ARID1, ARID2 and ARID3.This
 covergroup will cross all the 3 ids with
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a>. If number of
 outstanding transactions are 50 with ARID1,then bins read_same_arid_1,
 read_outstanding_xacts_with_same_arid_1 to read_outstanding_xacts_with_same_arid_50 will get hit.
 It is constructed and sampled when interface_category is not AXI_WRITE_ONLY and 
 num_outstanding_xact is not -1 & trans_axi_num_outstanding_xacts_with_multiple_same_arid_enable set to 1.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 read_outstanding_same_id: Captures the same id values programmed in <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>

</li><li>
 num_outstanding_read : Captures number of outstanding read
 transactions with a matching ARID values to the one
 programmed in <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If a master is programmed with <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3],
 cov_multi_same_ids[0] = ARID1, cov_multi_same_ids[1] = ARID2,
 cov_multi_same_ids[1] = ARID3 and outstanding transactions have the
 following IDs: ARID1 ARID2 ARID1 ARID4 ARID3 ARID1 ARID3 ARID5 ARID2.
 The bins of read_outstanding_same_id hit will be read_same_arid_1,read_same_arid_2 and
 read_same_arid_3, bins of cross_same_id_with_num_outstanding_xacts hit will
 be read_same_arid_1 with read_outstanding_xacts_3,read_same_arid_2
 with read_outstanding_xacts_2, read_same_arid_3 with
 read_outstanding_xacts_1 as there are 3 outstanding transactions
 matching with ARID1, 2 outstanding transactions with ARID2 and 1
 outstanding transaction with ARID3. 

</li></ul>


<p>
 Cross Coverpoints :

<ul><li>
cross_same_id_with_num_outstanding_xacts: Crosses coverpoints read_outstanding_same_id and num_outstanding_read

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_multiple_same_awid">trans_axi_num_outstanding_xacts_with_multiple_same_awid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_multiple_same_awid_cp_write_outstanding_same_id'>write_outstanding_same_id</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_multiple_same_awid_cp_num_outstanding_write'>num_outstanding_write</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_outstanding_same_id:</b>write_same_awid</li>
<li style='border: none;'>    <b>num_outstanding_write:</b>write_outstanding_xacts</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>cross_same_id_with_num_outstanding_xacts</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_num_outstanding_xacts_with_multiple_same_awid<br>

<p>
 This covergroup captures the number of outstanding write transactions
 with same AWID values which is in progress, if master is programmed
 with multiple same ids. For Example : If a master is programmed with
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3], then the
 master will have three different ids AWID1, AWID2 and AWID3.This
 covergroup will cross all the 3 ids with
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a>. If number of
 outstanding transactions are 50 with AWID1,then bins write_same_awid_1,
 write_outstanding_xacts_with_same_awid_1 to write_outstanding_xacts_with_same_awid_50 will get hit.
 It is constructed and sampled when trans_axi_num_outstanding_xacts_with_multiple_same_awid_enable set to 1 
 & num_outstanding_xacts is not -1.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 write_outstanding_same_id: Captures the same id values programmed in <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>

</li><li>
 num_outstanding_write : Captures number of outstanding write
 transactions with a matching AWID values to the one
 programmed in <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If a master is programmed with <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3],
 cov_multi_same_ids[0] = AWID1, cov_multi_same_ids[1] = AWID2,
 cov_multi_same_ids[1] = AWID3 and outstanding transactions have the
 following IDs: AWID1 AWID2 AWID1 AWID4 AWID3 AWID1 AWID3 AWID5 AWID2.
 The bins of write_outstanding_same_id hit will be write_same_awid_1,write_same_awid_2 and
 write_same_awid_3, bins of cross_same_id_with_num_outstanding_xacts hit will
 be write_same_awid_1 with write_outstanding_xacts_3,write_same_awid_2
 with write_outstanding_xacts_2, write_same_awid_3 with
 write_outstanding_xacts_1 as there are 3 outstanding transactions
 matching with AWID1, 2 outstanding transactions with AWID2 and 1
 outstanding transaction with AWID3. 

</li></ul>


<p>
 Cross Coverpoints :

<p>

<ul><li>
 cross_same_id_with_num_outstanding_xacts: Crosses Coverpoints write_outstanding_same_id, num_outstanding_write .

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_same_arid">trans_axi_num_outstanding_xacts_with_same_arid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_same_arid_cp_read_outstanding_xacts_with_same_arid'>read_outstanding_xacts_with_same_arid</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_outstanding_xacts_with_same_arid:</b>read_outstanding_xacts_with_same_arid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_axi_num_outstanding_xacts_with_same_arid<br>

<p>
 It is constructed and sampled when interface_ category is not AXI_WRITE_ONLY and trans_axi_num_outstanding_xacts_with_same_arid_enable 
 set to 1 & num_outstanding_xact is not -1.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 read_outstanding_xacts_with_same_arid: Captures the number of
 outstanding read transactions with a matching ARID value to the one
 programmed in
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If outstanding transactions have the following IDs: ARID1 ARID1 ARID3 ARID1 ARID3 ARID2
 and <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a> is
 programmed to ARID1.
 The bins hit will be 1,2 and 3 as there are 3 outstanding transactions
 matching with ARID1. 

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_same_awid">trans_axi_num_outstanding_xacts_with_same_awid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_num_outstanding_xacts_with_same_awid_cp_write_outstanding_xacts_with_same_awid'>write_outstanding_xacts_with_same_awid</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_outstanding_xacts_with_same_awid:</b>write_outstanding_xacts_with_same_awid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_num_outstanding_xacts_with_same_awid<br>

<p>
 It is constructed and sampled when interface_category is not AXI_READ_ONLY and trans_axi_num_outstanding_xacts_with_same_awid_enable 
 set to 1 & num_outstanding_xacts is not -1.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 write_outstanding_xacts_with_same_awid: Captures the number of
 outstanding write transactions with a matching AWID value to the one
 programmed in
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If outstanding transactions have the following IDs: AWID1 AWID1 AWID3 AWID1 AWID3 
 AWID2 and <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a> is
 programmed to AWID1.
 The bins hit will be 1, 2 and 3 as there are 3 outstanding transactions
 matching with AWID1. 

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_outstanding_xact">trans_cross_axi_outstanding_xact</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_outstanding_xact_cp_total_outstanding_xact'>total_outstanding_xact</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_outstanding_xact_cp_outstanding_write_xact'>outstanding_write_xact</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_outstanding_xact_cp_outstanding_read_xact'>outstanding_read_xact</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>total_outstanding_xact:</b>total_outstanding_xact</li>
<li style='border: none;'>    <b>outstanding_write_xact:</b>write_outstanding_xact</li>
<li style='border: none;'>    <b>outstanding_read_xact:</b>read_outstanding_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center"> 
 This covergroup captures attributes for total outstanding xact , outstanding write xact and 
 outstanding read xact.
 It is constructed when trans_cross_axi_outstanding_xact_enable is set to 1. 

<p>
 Covergroup: trans_cross_axi_outstanding_xact

<p>
 Coverpoints:

<p>

<ul><li>
 total_outstanding_xact : Captures total number of outstanding(read/write) transactions

</li><li>
 outstanding_write_xact : Captures number of outstanding write transactions

</li><li>
 outstanding_read_xact : Captures number of outstanding read transactions

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_barrier_response_with_outstanding_xacts">trans_master_ace_barrier_response_with_outstanding_xacts</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_barrier_response_with_outstanding_xacts_cp_ace_completed_barrier_type'>ace_completed_barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_completed_barrier_type:</b>outstanding_xacts_during_memory_barrier, outstanding_xacts_during_sync_barrier</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_barrier_response_with_outstanding_xacts

<p>
 It is constructed and sampled when system_ace_barrier_response_with_outstanding_xacts_enable ,barrier_enable
 and system_monitor_enable set to 1.

<p>
 system_ace_barrier_response_with_outstanding_xacts_enable
 Coverpoints:

<ul><li>
 ace_completed_barrier_type: This is covered when there are outstanding
 transactions in the queue of a master when the response to a barrier is
 received. There are multiple ways in which an interconnect can handle
 barriers. Some interconnects may send response to a barrier only after
 all outstanding transactions are complete. Others may forward
 the barrier downstream and wait for the response of the downstream
 barrier before responding to the original barrier. In such a case there
 could be outstanding transactions in the queue of the master when a
 barrier response is received. This coverpoint covers the latter behaviour.

<p>
 One or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.3 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_num_outstanding_dvm_syncs_num_dvm_enabled_masters_less_256">trans_master_num_outstanding_dvm_syncs_num_dvm_enabled_masters_less_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_num_outstanding_dvm_syncs_num_dvm_enabled_masters_less_256_cp_num_outstanding_dvm_sync_xacts'>num_outstanding_dvm_sync_xacts</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>num_outstanding_dvm_sync_xacts:</b>outstanding_dvm_syncs_less_than_256</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_num_outstanding_dvm_syncs_num_dvm_enabled_masters_less_256<br>

<p>
 This covergroup captures outstanding dvm based snoop transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_num_dvm_enabled_masters">num_dvm_enabled_masters</a> <= 256.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 num_outstanding_dvm_sync_xacts: Captures number of outstanding dvm sync
 snoop transactions. Note that a master is allowed to send only one
 outstanding DVM sync transaction (ie, a DVM sync transaction to which a 
 DVM complete is not yet received). Therefore a maximum of 255 outstanding
 DVM sync snoop transactions is possible only in a system with atleast 256
 masters capable of sending DVM transactions.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C12.2

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_num_outstanding_dvm_syncs_num_dvm_enbaled_master_256">trans_master_num_outstanding_dvm_syncs_num_dvm_enbaled_master_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_num_outstanding_dvm_syncs_num_dvm_enbaled_master_256_cp_num_outstanding_dvm_sync_xacts'>num_outstanding_dvm_sync_xacts</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>num_outstanding_dvm_sync_xacts:</b>outstanding_dvm_syncs_less_than_256, outstanding_dvm_syncs_equals_256</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup:trans_master_num_outstanding_dvm_syncs_num_dvm_enbaled_master_256<br>

<p>
 This covergroup captures outstanding dvm based snoop transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_num_dvm_enabled_masters">num_dvm_enabled_masters</a> > 256.

<p>
 Coverpoints: <br>

<p>

<ul><li>
 num_outstanding_dvm_sync_xacts: Captures number of outstanding dvm sync
 snoop transactions. Note that a master is allowed to send only one
 outstanding DVM sync transaction (ie, a DVM sync transaction to which a 
 DVM complete is not yet received). Therefore a maximum of 256 outstanding
 DVM sync snoop transactions is possible only in a system with atleast 257
 masters capable of sending DVM transactions.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C12.2

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_non_barrier_xact_after_256_outstanding_barrier_xact">trans_non_barrier_xact_after_256_outstanding_barrier_xact</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_non_barrier_xact_after_256_outstanding_barrier_xact_cp_non_barrier_after_256_outstanding_barrier_xact'>non_barrier_after_256_outstanding_barrier_xact</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>non_barrier_after_256_outstanding_barrier_xact:</b>write_xact_after_256_outstanding_barrier_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_non_barrier_xact_after_256_outstanding_barrier_xact<br>

<p>
 This Covergroup captures barrier outstanding transaction.
 It is constructed when interface type is AXI_ACE or ACE_LITE and trans_non_barrier_xact_after_256_outstanding_barrier_xact_enable
 & barrier enable set to 1.

<p>
 Coverpoints:<br>

<p>

<ul><li>
non_barrier_after_256_outstanding_barrier_xact: Captures if active transactions on write channel occur
 after 256 barrier outstanding transactions are accepted by slave component

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.4.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_outstanding_read_with_same_id_to_different_slaves">trans_outstanding_read_with_same_id_to_different_slaves</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_outstanding_read_with_same_id_to_different_slaves_cp_axi_outstanding_read_with_same_id_to_different_slaves'>axi_outstanding_read_with_same_id_to_different_slaves</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_outstanding_read_with_same_id_to_different_slaves:</b>outstanding_with_same_id_to_different_slaves</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_outstanding_read_with_same_id_to_different_slaves

<p>
 This Covergroup captures outstanding read request having same id for different slaves.
 This covergroup is constructed for all master interface types except AXI4_STREAM and
 only if the number of slaves in the system (<a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_num_slaves">num_slaves</a>) is greater than 1 and
 trans_outstanding_read_with_same_id_to_different_slaves_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 axi_outstanding_read_with_same_id_to_different_slaves: This is covered when:

<ul><li>
 A master issues two outstanding read transactions with the same ID 

</li><li>
 These read transactions are targeted to two different slaves

</li></ul>


</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_OUTSTANDING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_outstanding_write_with_same_id_to_different_slaves">trans_outstanding_write_with_same_id_to_different_slaves</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_outstanding_write_with_same_id_to_different_slaves_cp_axi_outstanding_write_with_same_id_to_different_slaves'>axi_outstanding_write_with_same_id_to_different_slaves</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_outstanding_write_with_same_id_to_different_slaves:</b>outstanding_with_same_id_to_different_slaves</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_outstanding_write_with_same_id_to_different_slaves

<p>
 This Covergroup captures outstanding write request having same id for different slaves.
 This covergroup is constructed for all master interface types and
 only if the number of slaves in the system (<a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_num_slaves">num_slaves</a>) is greater than 1 and
 trans_outstanding_read_with_same_id_to_different_slaves_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 axi_outstanding_read_with_same_id_to_different_slaves: This is covered when:

<ul><li>
 A master issues two outstanding write transactions with the same ID 

</li><li>
 These write transactions are targeted to two different slaves

</li></ul>


</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_INTERLEAVING_DEPTH</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_interleaving_depth">trans_cross_axi_write_interleaving_depth</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_interleaving_depth_cp_write_data_interleave'>write_data_interleave</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_data_interleave:</b>write_data_interleave_depth</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for write data interleave depth.
 It is constructed when interface type is set to AXI3 .

<p>
 Covergroup: trans_cross_axi_write_interleaving_depth

<p>
 Coverpoints:

<p>

<ul><li>
 write_data_interleave : Captures write data interleave depth

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_barrier_bresp_all">trans_cross_ace_awsnoop_ace_lite_barrier_bresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_bresp_all_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_bresp_all_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_bresp_all_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_barrier_bresp_all

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when interface_type is ACE_LITE & trans_cross_ace_awsnoop_bresp_enable,
 barrier_enable & exclusive_access_enable is set to 1 .

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_barrier_bresp_no_exclusive">trans_cross_ace_awsnoop_ace_lite_barrier_bresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_bresp_no_exclusive_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_bresp_no_exclusive_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_bresp_no_exclusive_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_barrier_bresp_no_exclusive

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when interface_type is ACE_LITE & trans_cross_ace_awsnoop_bresp_enable and 
 barrier_enable is set to 1 .

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_all">trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_all_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_all_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_all_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_all

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when interface_type is ACE_LITE & trans_cross_ace_awsnoop_bresp_enable and 
 exclusive_access_enable is set to 1 .

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_no_exclusive">trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_no_exclusive_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_no_exclusive_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_no_exclusive_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_no_barrier_bresp_no_exclusive

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when interface_type is ACE_LITE & trans_cross_ace_awsnoop_bresp_enable,barrier_enable is set to 1 .

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_all">trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_all_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_all_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_all_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_all

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_bresp_enable,barrier_enable & exclusive_access_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_no_exclusive">trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_no_exclusive_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_no_exclusive_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_no_exclusive_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_no_exclusive

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_bresp_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_all">trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_all_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_all_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_all_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_all

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_bresp_enable,barrier_enable,writeevict_access_enable 
 & exclusive_access_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_no_exclusive">trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_no_exclusive_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_no_exclusive_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_bresp_no_exclusive_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_bresp_no_exclusive

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_bresp_enable,barrier_enable & writeevict_access_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_all">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_all_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_all_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_all_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_all

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_bresp_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_no_exclusive">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_no_exclusive_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_no_exclusive_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_no_exclusive_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_bresp_no_exclusive

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_bresp_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_all">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_all</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_all_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_all_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_all_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, exokay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_all

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_bresp_enable & writeevict_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_no_exclusive">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_no_exclusive_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_no_exclusive_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_no_exclusive_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>bresp:</b>okay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_bresp_no_exclusive

<p>
 This Covergroup captures coherant write xact_type , write response and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_bresp_enable & writeevict_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITERESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_exclusive_writenosnoop_domain_type">trans_cross_exclusive_writenosnoop_domain_type</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_exclusive_writenosnoop_domain_type_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_exclusive_writenosnoop_domain_type_cp_bresp'>bresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_exclusive_writenosnoop_domain_type_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact</li>
<li style='border: none;'>    <b>bresp:</b>exokay_resp</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain_bresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup : trans_cross_exclusive_writenosnoop_domain_type

<p>
 This Covergroup captures coherant writenosnoop_xact_type,write_resp and domain_type for write transaction.
 It is constructed and sampled when trans_cross_exclusive_writenosnoop_domain_type_enable and exclusive_access_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent writenosnoop transaction

</li><li>
 bresp : Captures exokay write response

</li><li>
 domain_type : Captures NONSHAREABLE & SYSTEMSHAREABLE domain types

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_bresp : Crosses cover points
 coherent_write_xact_type, domain_type and bresp

</li></ul>

 The EXOKAY response is permitted for WriteNoSnoop with domain innershareable & outershareable. Rest all other bins are ignored.</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awcache_ace_lite_barrier">trans_cross_ace_awsnoop_awcache_ace_lite_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_ace_lite_barrier_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_ace_lite_barrier_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_ace_lite_barrier_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_awcache_ace_lite_barrier

<p>
 This Covergroup captures coherant write xact_type,cache signal and slave_port_id .
 It is constructed and sampled when interface_type is ACE_LITE & barrier_enable is 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 cache_type : Captures cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awcache : Crosses cover points
 coherent_write_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awcache_ace_lite_no_barrier">trans_cross_ace_awsnoop_awcache_ace_lite_no_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_ace_lite_no_barrier_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_ace_lite_no_barrier_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_ace_lite_no_barrier_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_awcache_ace_lite_no_barrier

<p>
 This Covergroup captures coherant write xact_type,cache signal and slave_port_id .
 It is constructed and sampled when interface_type is ACE_LITE & barrier_enable is 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 cache_type : Captures cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awcache : Crosses cover points
 coherent_write_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_no_writeevict">trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_no_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_no_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_no_writeevict_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_no_writeevict_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_no_writeevict

<p>
 This Covergroup captures coherant write xact_type,cache signal and slave_port_id .
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 cache_type : Captures cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awcache : Crosses cover points
 coherent_write_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_writeevict">trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_writeevict_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_writeevict_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_awcache_not_ace_lite_barrier_writeevict

<p>
 This Covergroup captures coherant write xact_type,cache signal and slave_port_id .
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 cache_type : Captures cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awcache : Crosses cover points
 coherent_write_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_no_writeevict">trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_no_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_no_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_no_writeevict_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_no_writeevict_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_no_writeevict

<p>
 This Covergroup captures coherant write xact_type,cache signal and slave_port_id .
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 cache_type : Captures cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awcache : Crosses cover points
 coherent_write_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_writeevict">trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_writeevict_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_writeevict_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_awcache_not_ace_lite_no_barrier_writeevict

<p>
 This Covergroup captures coherant write xact_type,cache signal and slave_port_id .
 It is constructed and sampled when cov_trans_cross_slave_port_id_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 cache_type : Captures cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awcache : Crosses cover points
 coherent_write_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_cacheinitialstate_cachefinalstate">trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_cacheinitialstate_cachefinalstate</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_cacheinitialstate_cachefinalstate_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_cacheinitialstate_cachefinalstate_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_cacheinitialstate_cachefinalstate_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_cacheinitialstate_cachefinalstate

<p>
 This Covergroup captures coherant read xact_type ,initial and final cacheline state for write transaction.
 It is constructed and sampled when interface_type is not ACE_LITE and interface_category is not AXI_READ_ONLY &
 trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable set & barrier_enable set to 1 writeevict_enable to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type : Captures coherent Write transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state
 INVALID,UNIQUECLEAN,SHAREDCLEAN are the possible final states

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_write_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_cacheinitialstate_cachefinalstate">trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_cacheinitialstate_cachefinalstate</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_cacheinitialstate_cachefinalstate_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_cacheinitialstate_cachefinalstate_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_cacheinitialstate_cachefinalstate_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_cacheinitialstate_cachefinalstate

<p>
 This Covergroup captures coherant read xact_type ,initial and final cacheline state for write transaction.
 It is constructed and sampled when interface_type is not ACE_LITE and interface_category is not AXI_READ_ONLY &
 trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable set & barrier_enable set to 1 writeevict_enable to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type : Captures coherent Write transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state
 INVALID,UNIQUECLEAN,SHAREDCLEAN are the possible final states

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_write_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_cacheinitialstate_cachefinalstate">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_cacheinitialstate_cachefinalstate</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_cacheinitialstate_cachefinalstate_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_cacheinitialstate_cachefinalstate_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_cacheinitialstate_cachefinalstate_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_cacheinitialstate_cachefinalstate

<p>
 This Covergroup captures coherant read xact_type ,initial and final cacheline state for write transaction.
 It is constructed and sampled when interface_type is not ACE_LITE and interface_category is not AXI_READ_ONLY &
 trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable set to 1 and barrier_enable & writeevict_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type : Captures coherent Write transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state
 INVALID,UNIQUECLEAN,SHAREDCLEAN are the possible final states

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_write_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITECACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_cacheinitialstate_cachefinalstate">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_cacheinitialstate_cachefinalstate</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_cacheinitialstate_cachefinalstate_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_cacheinitialstate_cachefinalstate_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_cacheinitialstate_cachefinalstate_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_sharedclean</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_cacheinitialstate_cachefinalstate

<p>
 This Covergroup captures coherant read xact_type ,initial and final cacheline state for write transaction.
 It is constructed and sampled when interface_type is not ACE_LITE and interface_category is not AXI_READ_ONLY &
 trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable set & writeevict_enable to 1 and barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type : Captures coherent Write transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state
 INVALID,UNIQUECLEAN,SHAREDCLEAN are the possible final states

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_write_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAIN_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_barrier_awdomain">trans_cross_ace_awsnoop_ace_lite_barrier_awdomain</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awdomain_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awdomain_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awdomain_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_barrier_awdomain

<p>
 This Covergroup captures coherant write xact_type,domain and slave_port_id.
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_awsnoop_awdomain_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain : Crosses cover points
 coherent_write_xact_type and domain_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAIN_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_no_barrier_awdomain">trans_cross_ace_awsnoop_ace_lite_no_barrier_awdomain</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awdomain_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awdomain_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awdomain_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_no_barrier_awdomain

<p>
 This Covergroup captures coherant write xact_type,domain and slave_port_id.
 It is constructed and sampled when interface_type is ACE_LITE,trans_cross_ace_awsnoop_awdomain_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain : Crosses cover points
 coherent_write_xact_type and domain_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAIN_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awdomain">trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awdomain</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awdomain_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awdomain_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awdomain_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awdomain

<p>
 This Covergroup captures coherant write xact_type,domain and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_awdomain_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain : Crosses cover points
 coherent_write_xact_type and domain_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAIN_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awdomain">trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awdomain</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awdomain_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awdomain_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awdomain_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awdomain

<p>
 This Covergroup captures coherant write xact_type,domain and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_awdomain_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain : Crosses cover points
 coherent_write_xact_type and domain_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAIN_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awdomain">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awdomain</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awdomain_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awdomain_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awdomain_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awdomain

<p>
 This Covergroup captures coherant write xact_type,domain and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_awdomain_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain : Crosses cover points
 coherent_write_xact_type and domain_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAIN_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awdomain">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awdomain</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awdomain_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awdomain_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awdomain_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awdomain

<p>
 This Covergroup captures coherant write xact_type,domain and slave_port_id.
 It is constructed and sampled when trans_cross_ace_awsnoop_awdomain_enable & writeevict_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain : Crosses cover points
 coherent_write_xact_type and domain_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop">trans_ace_concurrent_overlapping_arsnoop_acsnoop</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_arsnoop_acsnoop_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_arsnoop_acsnoop_cp_snoop_xact_type'>snoop_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlap_snoop_xact</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_concurrent_overlapping_arsnoop_acsnoop

<p>
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 It is constructed and sampled when interface_type is AXI_ACE or port_kind is AXI_MASTER.

<p>
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_read_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on read channel of master . This excludes READNOSNOOP,DVMMESSAGE,DVMCOMPLETE,READBARRIER 
 transactions
 The bins in this covergroup will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 Two ACE masters needed for this covergroup

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite">trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlap_snoop_xact</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite

<p>
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 It is constructed and sampled when interface_type is AXI_ACE or port_kind is AXI_MASTER.

<p>
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_read_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on read channel of master . This excludes READNOSNOOP,DVMMESSAGE,DVMCOMPLETE,READBARRIER transactions
 The bins in this covergroup will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 Atleast one ACE and one ACE_LITE master needed for this covergroup

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_awakeup">trans_axi_awakeup</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_awakeup_cp_AWAKEUP_before_ARVALID_Delay'>AWAKEUP_before_ARVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_awakeup_cp_AWAKEUP_after_ARVALID_Delay'>AWAKEUP_after_ARVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_awakeup_cp_AWAKEUP_ARVALID_same_time'>AWAKEUP_ARVALID_same_time</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_awakeup_cp_AWAKEUP_to_prev_AWAKEUP_Delay'>AWAKEUP_to_prev_AWAKEUP_Delay</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>AWAKEUP_before_ARVALID_Delay:</b>awakeup_before_arvalid_min, awakeup_before_arvalid_mid, awakeup_before_arvalid_max</li>
<li style='border: none;'>    <b>AWAKEUP_after_ARVALID_Delay:</b>awakeup_after_arvalid_min, awakeup_after_arvalid_mid, awakeup_after_arvalid_max</li>
<li style='border: none;'>    <b>AWAKEUP_ARVALID_same_time:</b>awakeup_arvalid_same_time</li>
<li style='border: none;'>    <b>AWAKEUP_to_prev_AWAKEUP_Delay:</b>awakeup_to_prev_awakeup_delay_min</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_awakeup

<p>
 This Covergroup captures wakeup and valid signal delay scenario .
 It is constructed when acwakeup_enable is set to 1 and port_kind is AXI_MASTER.

<p>
 Coverpoints:

<ul><li>
 AWAKEUP_before_ARVALID_Delay: Captures min, mid and max range of delays between signals awakeup to arvalid

</li><li>
 AWAKEUP_after_ARVALID_Delay: Captures min, mid and max range of delays between signals arvalid to awakeup

</li><li>
 AWAKEUP_ARVALID_same_time: Captures delays of signals awakeup and arvalid assertion same time

</li><li>
 AWAKEUP_to_prev_AWAKEUP_Delay: Captures min, mid and max range of delays between signals awakeup to previous awakeup

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_snoop">trans_axi_snoop</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_cp_ACVALID_to_ACREADY_Delay'>ACVALID_to_ACREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_cp_ACVALID_to_CRVALID_Delay'>ACVALID_to_CRVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_cp_CRVALID_to_CRREADY_Delay'>CRVALID_to_CRREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_cp_ACVALID_to_prev_ACVALID_Delay'>ACVALID_to_prev_ACVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_cp_ACVALID_before_ACREADY'>ACVALID_before_ACREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_cp_ACREADY_before_ACVALID'>ACREADY_before_ACVALID</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_cp_CRVALID_before_CRREADY'>CRVALID_before_CRREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_cp_CRREADY_before_CRVALID'>CRREADY_before_CRVALID</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ACVALID_to_ACREADY_Delay:</b>acvalid_to_acready_delay_min, acvalid_to_acready_delay_mid, acvalid_to_acready_delay_max</li>
<li style='border: none;'>    <b>ACVALID_to_CRVALID_Delay:</b>acvalid_to_crvalid_delay_min, acvalid_to_crvalid_delay_mid, acvalid_to_crvalid_delay_max</li>
<li style='border: none;'>    <b>CRVALID_to_CRREADY_Delay:</b>crvalid_to_crready_delay_min, crvalid_to_crready_delay_mid, crvalid_to_crready_delay_max</li>
<li style='border: none;'>    <b>ACVALID_to_prev_ACVALID_Delay:</b>acvalid_to_prev_acvalid_delay_min, acvalid_to_prev_acvalid_delay_mid, acvalid_to_prev_acvalid_delay_max</li>
<li style='border: none;'>    <b>ACVALID_before_ACREADY:</b>acvalid_before_acready</li>
<li style='border: none;'>    <b>ACREADY_before_ACVALID:</b>acready_before_acvalid</li>
<li style='border: none;'>    <b>CRVALID_before_CRREADY:</b>crvalid_before_crready</li>
<li style='border: none;'>    <b>CRREADY_before_CRVALID:</b>crready_before_crvalid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_snoop

<p>
 This Covergroup captures delay scenarios between valid and ready signal for snoop address and snoop data.
 It is constructed when trans_axi_snoop_enable is set to 1 and interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<ul><li>
 ACVALID_to_ACREADY_Delay: Captures min, mid and max range of delays between signals acvalid and acready

</li><li>
 ACVALID_to_CRVALID_Delay: Captures min, mid and max range of delays between signals acvalid and crvalid

</li><li>
 CRVALID_to_CRREADY_Delay: Captures min, mid and max range of delays between signals crvalid and crready

</li><li>
 ACVALID_to_prev_ACVALID_Delay: Captures min, mid and max range of delays between current and previous acvalid signals

</li><li>
 ACVALID_before_ACREADY: Captures if ACVALID signal comes before ACREADY signal 

</li><li>
 ACREADY_before_ACVALID: Captures if ACREADY signal comes before ACVALID signal

</li><li>
 CRVALID_before_CRREADY: Captures if CRVALID signal comes before CRREADY signal 

</li><li>
 CRREADY_before_CRVALID: Captures if CRREADY signal comes before CRVALID signal

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_snoop_data_phase">trans_axi_snoop_data_phase</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_data_phase_cp_CDVALID_to_prev_CDVALID_Delay'>CDVALID_to_prev_CDVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_data_phase_cp_CDVALID_to_CDREADY_Delay'>CDVALID_to_CDREADY_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_data_phase_cp_CDVALID_before_CDREADY'>CDVALID_before_CDREADY</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_data_phase_cp_CDREADY_before_CDVALID'>CDREADY_before_CDVALID</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>CDVALID_to_prev_CDVALID_Delay:</b>cdvalid_to_prev_cdvalid_delay_min, cdvalid_to_prev_cdvalid_delay_mid, cdvalid_to_prev_cdvalid_delay_max</li>
<li style='border: none;'>    <b>CDVALID_to_CDREADY_Delay:</b>cdvalid_to_cdready_delay_min, cdvalid_to_cdready_delay_mid, cdvalid_to_cdready_delay_max</li>
<li style='border: none;'>    <b>CDVALID_before_CDREADY:</b>cdvalid_before_cdready</li>
<li style='border: none;'>    <b>CDREADY_before_CDVALID:</b>cdready_before_cdvalid</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_snoop_data_phase

<p>
 This Covergroup captures valid to ready delay scenario for snoop channel.
 It is constructed when trans_axi_snoop_enable is set to 1.

<p>
 Coverpoints:

<ul><li>
 CDVALID_to_prev_CDVALID_Delay

</li><li>
 CDVALID_to_CDREADY_Delay

</li><li>
 CDVALID_before_CDREADY: Captures if CDVALID signal comes before CDREADY signal 

</li><li>
 CDREADY_before_CDVALID: Captures if CDREADY signal comes before CDVALID signal

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_snoop_idle_chan_with_acwakeup">trans_axi_snoop_idle_chan_with_acwakeup</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_idle_chan_with_acwakeup_cp_ACWAKEUP_toggle_Delay_idle_snoop_chan'>ACWAKEUP_toggle_Delay_idle_snoop_chan</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ACWAKEUP_toggle_Delay_idle_snoop_chan:</b>acwakeup_after_acvalid_min, acwakeup_after_acvalid_mid, acwakeup_after_acvalid_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_snoop_idle_chan_with_acwakeup

<p>
 This Covergroup captures wakeup and valid signal delay scenario for idle snoop address channel.
 It is constructed when acwakeup_enable is set to 1 and port_kind is AXI_SLAVE.

<p>
 Coverpoints:

<ul><li>
 ACWAKEUP_toggle_Delay_idle_snoop_chan: Captures min, mid and max range of acwakeup toggle delay
 during idle period of snoop channel

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_snoop_idle_chan_with_awakeup">trans_axi_snoop_idle_chan_with_awakeup</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_idle_chan_with_awakeup_cp_AWAKEUP_toggle_Delay_idle_snoop_chan'>AWAKEUP_toggle_Delay_idle_snoop_chan</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>AWAKEUP_toggle_Delay_idle_snoop_chan:</b>awakeup_after_arvalid_min, awakeup_after_arvalid_mid, awakeup_after_arvalid_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_snoop_idle_chan_with_awakeup

<p>
 This Covergroup captures wakeup and valid signal delay scenario .
 It is constructed when acwakeup_enable is set to 1 and port_kind is AXI_MASTER.

<p>
 Coverpoints:

<ul><li>
 AWAKEUP_toggle_Delay_idle_snoop_chan: Captures min, mid and max range of awakeup toggle delay
 during idle period of snoop channel

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_snoop_with_acwakeup">trans_axi_snoop_with_acwakeup</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_with_acwakeup_cp_ACWAKEUP_before_ACVALID_Delay'>ACWAKEUP_before_ACVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_with_acwakeup_cp_ACWAKEUP_after_ACVALID_Delay'>ACWAKEUP_after_ACVALID_Delay</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_with_acwakeup_cp_ACWAKEUP_ACVALID_same_time'>ACWAKEUP_ACVALID_same_time</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_axi_snoop_with_acwakeup_cp_ACWAKEUP_to_prev_ACWAKEUP_Delay'>ACWAKEUP_to_prev_ACWAKEUP_Delay</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ACWAKEUP_before_ACVALID_Delay:</b>acwakeup_before_acvalid_min, acwakeup_before_acvalid_mid, acwakeup_before_acvalid_max</li>
<li style='border: none;'>    <b>ACWAKEUP_after_ACVALID_Delay:</b>acwakeup_after_acvalid_min, acwakeup_after_acvalid_mid, acwakeup_after_acvalid_max</li>
<li style='border: none;'>    <b>ACWAKEUP_ACVALID_same_time:</b>acwakeup_acvalid_same_time</li>
<li style='border: none;'>    <b>ACWAKEUP_to_prev_ACWAKEUP_Delay:</b>acwakeup_to_prev_acwakeup_delay_min, acwakeup_to_prev_acwakeup_delay_mid, acwakeup_to_prev_acwakeup_delay_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_axi_snoop_with_acwakeup

<p>
 This Covergroup captures wakeup and valid signal delay scenario for snoop address channel.
 It is constructed when acwakeup_enable is set to 1 and port_kind is AXI_SLAVE.

<p>
 Coverpoints:

<ul><li>
 ACWAKEUP_before_ACVALID_Delay: Captures min, mid and max range of delays between signals acwakeup to acvalid

</li><li>
 ACWAKEUP_after_ACVALID_Delay: Captures min, mid and max range of delays between signals acvalid to acwakeup

</li><li>
 ACWAKEUP_ACVALID_same_time: Captures delays of signals acwakeup and acvalid assertion same time

</li><li>
 ACWAKEUP_to_prev_ACWAKEUP_Delay: Captures min, mid and max range of delays between signals acwakeup to previous acwakeup

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acaddr_dvm_set">trans_cross_ace_acsnoop_acaddr_dvm_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acaddr_dvm_set_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acaddr_dvm_set_cp_snoop_addr'>snoop_addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact, snoop_dvmcomplete_xact, snoop_dvmmessage_xact</li>
<li style='border: none;'>    <b>snoop_addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_acaddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_acaddr_dvm_set

<p>
 This Covergroup captures snoop xact type and address.
 It is constructed when dvm_enable is set to 1.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acaddr_enable">trans_cross_ace_acsnoop_acaddr_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_addr : Captures Snoop address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_acaddr : Crosses cover points snoop_xact_type and snoop_addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acaddr_dvm_set_one_ace_acelite">trans_cross_ace_acsnoop_acaddr_dvm_set_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acaddr_dvm_set_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acaddr_dvm_set_one_ace_acelite_cp_snoop_addr'>snoop_addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact, snoop_dvmcomplete_xact, snoop_dvmmessage_xact</li>
<li style='border: none;'>    <b>snoop_addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_acaddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_acaddr_dvm_set_one_ace_acelite

<p>
 This covergroup captures snoop xact type and address. 
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. 
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acaddr_enable">trans_cross_ace_acsnoop_acaddr_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_addr : Captures Snoop address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_acaddr : Crosses coverpoints snoop_xact_type and snoop_addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acaddr_dvm_unset">trans_cross_ace_acsnoop_acaddr_dvm_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acaddr_dvm_unset_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acaddr_dvm_unset_cp_snoop_addr'>snoop_addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_acaddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_acaddr_dvm_unset

<p>
 This covergroup captures snoop xact type and address.
 This covergroup will be created when there is more than 2 ACE-masters in the system.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acaddr_enable">trans_cross_ace_acsnoop_acaddr_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_addr : Captures Snoop address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_acaddr : Crosses coverpoints snoop_xact_type and snoop_addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acaddr_dvm_unset_one_ace_acelite">trans_cross_ace_acsnoop_acaddr_dvm_unset_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acaddr_dvm_unset_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acaddr_dvm_unset_one_ace_acelite_cp_snoop_addr'>snoop_addr</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_acaddr</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_acaddr_dvm_unset_one_ace_acelite

<p>
 This covergroup captures snoop xact type and address.
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acaddr_enable">trans_cross_ace_acsnoop_acaddr_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_addr : Captures Snoop address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_acaddr : Crosses coverpoints snoop_xact_type and snoop_addr

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acprot_dvm_set">trans_cross_ace_acsnoop_acprot_dvm_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acprot_dvm_set_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acprot_dvm_set_cp_snoop_prot'>snoop_prot</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact, snoop_dvmcomplete_xact, snoop_dvmmessage_xact</li>
<li style='border: none;'>    <b>snoop_prot:</b>data_secure_normal, data_non_secure_normal</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_acprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_acprot_dvm_set

<p>
 This covergroup captures snoop xact type and protection signal.
 This covergroup will be created when there is only one ACE-master. 
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acprot_enable">trans_cross_ace_acsnoop_acprot_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_prot : Captures Snoop protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_acprot : Crosses coverpoints snoop_xact_type and snoop_prot

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acprot_dvm_set_one_ace_acelite">trans_cross_ace_acsnoop_acprot_dvm_set_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acprot_dvm_set_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acprot_dvm_set_one_ace_acelite_cp_snoop_prot'>snoop_prot</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact, snoop_dvmcomplete_xact, snoop_dvmmessage_xact</li>
<li style='border: none;'>    <b>snoop_prot:</b>data_secure_normal, data_non_secure_normal</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_acprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_acprot_dvm_set_one_ace_acelite

<p>
 This covergroup captures snoop xact type and protection signal.
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acprot_enable">trans_cross_ace_acsnoop_acprot_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_prot : Captures Snoop protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_acprot : Crosses coverpoints snoop_xact_type and snoop_prot

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acprot_dvm_unset">trans_cross_ace_acsnoop_acprot_dvm_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acprot_dvm_unset_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acprot_dvm_unset_cp_snoop_prot'>snoop_prot</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_prot:</b>data_secure_normal, data_non_secure_normal</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_acprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup : trans_cross_ace_acsnoop_acprot_dvm_unset

<p>
 This covergroup captures snoop xact type and protection signal.
 This covergroup will be created when there is more than 2 ACE-masters in the system.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acprot_enable">trans_cross_ace_acsnoop_acprot_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_prot : Captures Snoop protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_acprot : Crosses coverpoints snoop_xact_type and snoop_prot

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acprot_dvm_unset_one_ace_acelite">trans_cross_ace_acsnoop_acprot_dvm_unset_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acprot_dvm_unset_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_acprot_dvm_unset_one_ace_acelite_cp_snoop_prot'>snoop_prot</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_prot:</b>data_secure_normal, data_non_secure_normal</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_acprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup : trans_cross_ace_acsnoop_acprot_dvm_unset_one_ace_acelite

<p>
 This covergroup captures snoop xact type and protection signal.
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. 
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acprot_enable">trans_cross_ace_acsnoop_acprot_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_prot : Captures Snoop protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_acprot : Crosses coverpoints snoop_xact_type and snoop_prot

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_barrier_awbar_set">trans_cross_ace_awsnoop_ace_lite_barrier_awbar_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awbar_set_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_barrier_awbar_set_cp_barrier_type'>barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_barrier_awbar_set

<p>
 This Covergroup captures coherant write xact_type and barrier type for write transaction.
 It is constructed and sampled when interface_type is ACE_LITE , trans_cross_ace_awsnoop_awbar_enable 
 barrier_enableis set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awbar : Crosses cover points
 coherent_write_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_ace_lite_no_barrier_awbar_unset">trans_cross_ace_awsnoop_ace_lite_no_barrier_awbar_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awbar_unset_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_ace_lite_no_barrier_awbar_unset_cp_barrier_type'>barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_ace_lite_no_barrier_awbar_unset

<p>
 This Covergroup captures coherant write xact_type and barrier type for write transaction.
 It is constructed and sampled when interface_type is ACE_LITE & trans_cross_ace_awsnoop_awbar_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awbar : Crosses cover points
 coherent_write_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awbar_set">trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awbar_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awbar_set_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awbar_set_cp_barrier_type'>barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_no_writeevict_awbar_set

<p>
 This Covergroup captures coherant write xact_type and barrier type for write transaction.
 It is constructed and sampled when trans_cross_ace_awsnoop_awbar_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awbar : Crosses cover points
 coherent_write_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awbar_set">trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awbar_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awbar_set_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awbar_set_cp_barrier_type'>barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_barrier_writeevict_awbar_set

<p>
 This Covergroup captures coherant write xact_type and barrier type for write transaction.
 It is constructed and sampled when trans_cross_ace_awsnoop_awbar_enable & writeevict_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awbar : Crosses cover points
 coherent_write_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awbar_unset">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awbar_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awbar_unset_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awbar_unset_cp_barrier_type'>barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_no_barrier_no_writeevict_awbar_unset

<p>
 This Covergroup captures coherant write xact_type and barrier type for write transaction.
 It is constructed and sampled when trans_cross_ace_awsnoop_awbar_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awbar : Crosses cover points
 coherent_write_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awbar_unset">trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awbar_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awbar_unset_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awbar_unset_cp_barrier_type'>barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awbar</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_not_ace_lite_no_barrier_writeevict_awbar_unset

<p>
 This Covergroup captures coherant write xact_type and barrier type for write transaction.
 It is constructed and sampled when trans_cross_ace_awsnoop_awbar_enable & writeevict_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awbar : Crosses cover points
 coherent_write_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline">trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline_cp_snoop_resp_datatransfer_with_clean_cacheline'>snoop_resp_datatransfer_with_clean_cacheline</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_resp_datatransfer_with_clean_cacheline:</b>snoop_no_datatransfer, snoop_with_datatransfer</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline<br>

<p>
 This Covergroup captures snoop rersponse for readunique data transfer.
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is AXI_READ_WRITE .

<p>
 Coverpoints: <br>

<p>

<ul><li>
snoop_resp_datatransfer_with_clean_cacheline: Captures whether data was
 transferred for READUNIQUE snoop when the cache was in a clean state.

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.3.3</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr">trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_cp_snoop_xact_type'>snoop_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr <br>

<p>
 This Covergroup captures snoop responses with data transfer when a WRITEUNIQUE or WRITELINEUNIQUE to the same address
 is in progress.
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is AXI_READ_WRITE .

<p>
 Coverpoints: <br>

<ul><li>
snoop_xact_type: Captures snoop transactions other than DVM transactions and MAKEINVALID. MAKEINVALID transactions are not captured because it is recommended that MAKEINVALID does not transfer data.

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.2.5</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite">trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite <br>

<p>
 This Covergroup captures snoop responses with data transfer when a WRITEUNIQUE or WRITELINEUNIQUE to the same address
 is in progress, when only one ACE master and one or more ACE_LITE masters present in the system.
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is AXI_READ_WRITE .

<p>
 Coverpoints: <br>

<p>

<ul><li>
snoop_xact_type: Captures snoop transactions READONCE,CLEANSHARED,CLEANINVALID. Other transactions are not captured because ACE_LITE master cant fire READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE.

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.2.5</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict">trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_cp_memory_update_excluding_writeevict'>memory_update_excluding_writeevict</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_cp_snoop_xact_type'>snoop_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>memory_update_excluding_writeevict:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeback_xact, coherent_writeclean_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>trans_cross_memory_update_snoop_xact_to_same_address</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict <br>

<p>
 This Covergroup captures read transaction for for same address snooped to master.
 It is constructed and sampled when interface_type is AXI_ACE and interface_catergory is not set to AXI_READ_ONLY.

<p>
 Coverpoints:<br>

<p>

<ul><li>
memory_update_excluding_writeevict: Captures
 WRITEBACK,WRITECLEAN,EVICT,WRITEUNIQUE and WRITELINEUNIQUE transactions
 to the same address as a snoop. WRITENOSNOOP transactions to non
 overlapping addresses are captured because WRITENOSNOOP is issued to
 non-shareable region and another master may not access the same address
 as that of a WRITENOSNOOP through a snoop. 

</li><li>
snoop_xact_type: Captures snoop transactions other than DVM transactions

<p>
 Cross Coverpoints :

</li><li>
 trans_cross_memory_update_snoop_xact_to_same_address: Crosses memory_update_excluding_writeevict and snoop_xact_type 

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite">trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite_cp_memory_update_excluding_writeevict'>memory_update_excluding_writeevict</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>memory_update_excluding_writeevict:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeback_xact, coherent_writeclean_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>trans_cross_memory_update_snoop_xact_to_same_address</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite <br>

<p>
 This Covergroup captures write transaction for memory update and snoop based dvm unset type.
 It is constructed and sampled when interface_type is AXI_ACE and interface_catergory is not set to AXI_READ_ONLY.
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.

<p>
 Coverpoints:<br>

<ul><li>
memory_update_excluding_writeevict: Captures
 WRITEBACK,WRITECLEAN,EVICT,WRITEUNIQUE and WRITELINEUNIQUE transactions
 to the same address as a snoop. WRITENOSNOOP transactions to non
 overlapping addresses are captured because WRITENOSNOOP is issued to
 non-shareable region and another master may not access the same address
 as that of a WRITENOSNOOP through a snoop. 

</li><li>
snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions

<p>
 Cross Coverpoints :

</li><li>
 trans_cross_memory_update_snoop_xact_to_same_address: Crosses memory_update_excluding_writeevict and snoop_xact_type 

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_addr_as_writeevict">trans_master_snoop_to_same_addr_as_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_to_same_addr_as_writeevict_cp_write_evict_xact'>write_evict_xact</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_to_same_addr_as_writeevict_cp_snoop_xact_type'>snoop_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_evict_xact:</b>coherent_writeevict_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>trans_cross_writeevict_snoop_xact_to_same_address</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_snoop_to_same_addr_as_writeevict<br>

<p>
 This Covergroup captures write transaction for same address as snoop and snoop transaction except dvm based.
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is AXI_READ_WRITE
 writeevict_enable set to 1.
 Coverpoints:<br>

<ul><li>
write_evict_xact: Captures WRITEEVICT transactions to the same address
 as a snoop. 

</li><li>
snoop_xact_type: Captures snoop transactions other than DVM transactions

</li></ul>


<p>
 Cross Coverpoints :

<p>

<ul><li>
 trans_cross_writeevict_snoop_xact_to_same_address: Crosses write_evict_xact and snoop_xact_type 

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite">trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite_cp_write_evict_xact'>write_evict_xact</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_evict_xact:</b>coherent_writeevict_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>trans_cross_writeevict_snoop_xact_to_same_address</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite<br>

<p>
 This Covergroup captures write evict and snoop xact transaction.
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is AXI_READ_WRITE
 writeevict_enable set to 1.
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.

<p>
 Coverpoints:<br>

<ul><li>
write_evict_xact: Captures WRITEEVICT transactions to the same address
 as a snoop. 

</li><li>
snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions

</li></ul>


<p>
 Cross Coverpoints :

<ul><li>
 trans_cross_writeevict_snoop_xact_to_same_address: Crosses write_evict_xact and snoop_xact_type 

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_address_as_read_xact">trans_master_snoop_to_same_address_as_read_xact</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_to_same_address_as_read_xact_cp_read_xact_to_same_address_as_snoop'>read_xact_to_same_address_as_snoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_to_same_address_as_snoop:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_cleansharedpersist_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_snoop_to_same_address_as_read_xact <br>

<p>
 This Covergroup captures read transaction for for same address snooped to master.
 It is constructed and sampled when interface_type is AXI_ACE and interface_catergory is not set to AXI_WRITE_ONLY.

<p>
 Coverpoints:<br>

<ul><li>
read_xact_to_same_address_as_snoop: Captures read transactions to the same address as a snoop to the master. 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.2.5</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_cp_coherent_write_xact_type_gen_snoop'>coherent_write_xact_type_gen_snoop</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_cp_snoop_crresp_on_ace_port'>snoop_crresp_on_ace_port</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type_gen_snoop:</b>coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_crresp_on_ace_port:</b>cresp_0000, cresp_1000, cresp_0001, cresp_1001, cresp_0101, cresp_1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlap_snoop_xact</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp
 The bins in covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp is applicable only for ACE Masters .The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp needs at least two ACE masters in the system .
 It is constructed and sampled when interface_type is AXI_ACE or port_kind is AXI_MASTER and interface_category is not AXI_READ_ONLY.

<p>
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that * generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port :Coverpoint of cresp.

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cp_coherent_write_xact_type_gen_snoop'>coherent_write_xact_type_gen_snoop</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cp_snoop_crresp_on_ace_port'>snoop_crresp_on_ace_port</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type_gen_snoop:</b>coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_crresp_on_ace_port:</b>cresp_0000, cresp_1000, cresp_0001, cresp_1001, cresp_0101, cresp_1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlap_snoop_xact</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite

<p>
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 The bins in covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with non overlapping address
 The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite is applicable only for ACE Masters .The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite needs at least one ACE and one ACE_LITE master in the system.
 It is constructed and sampled when interface_type is AXI_ACE or port_kind is AXI_MASTER and interface_category is not AXI_READ_ONLY.

<p>
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that 
 generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port : Coverpoint of cresp.

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled_cp_coherent_write_xact_type_gen_snoop'>coherent_write_xact_type_gen_snoop</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled_cp_snoop_crresp_on_ace_port'>snoop_crresp_on_ace_port</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type_gen_snoop:</b>coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_crresp_on_ace_port:</b>cresp_0000, cresp_1000, cresp_0001, cresp_1001, cresp_0101, cresp_1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlap_snoop_xact</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled

<p>
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled is applicable only for ACE Masters.The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled needs at least one ACE and one ACE_LITE master in the system.
 It is constructed and sampled when interface_type is AXI_ACE or port_kind is AXI_MASTER and interface_category is not AXI_READ_ONLY.

<p>
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that 
 generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port : coverpoint of cresp.
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled_cp_coherent_write_xact_type_gen_snoop'>coherent_write_xact_type_gen_snoop</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled_cp_snoop_crresp_on_ace_port'>snoop_crresp_on_ace_port</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type_gen_snoop:</b>coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_crresp_on_ace_port:</b>cresp_0000, cresp_1000, cresp_0001, cresp_1001, cresp_0101, cresp_1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlap_snoop_xact</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled

<p>
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled is applicable only for ACE Masters. The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled needs atleast one ACE and one ACE_LITE master in the system.
 It is constructed and sampled when interface_type is AXI_ACE or port_kind is AXI_MASTER and interface_category is not AXI_READ_ONLY.

<p>
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master. This coverpoint includes only those transactions that 
 generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port : Coverpoint of cresp.

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled_cp_coherent_write_xact_type_gen_snoop'>coherent_write_xact_type_gen_snoop</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled_cp_snoop_crresp_on_ace_port'>snoop_crresp_on_ace_port</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type_gen_snoop:</b>coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_crresp_on_ace_port:</b>cresp_0000, cresp_1000, cresp_0001, cresp_1001, cresp_0101, cresp_1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlap_snoop_xact</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enable

<p>
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled is applicable only for ACE Masters .The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled needs at least two ACE masters in the system .
 It is constructed and sampled when interface_type is AXI_ACE or port_kind is AXI_MASTER and interface_category is not AXI_READ_ONLY.

<p>
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that * generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port :

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled_cp_coherent_write_xact_type_gen_snoop'>coherent_write_xact_type_gen_snoop</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled_cp_snoop_crresp_on_ace_port'>snoop_crresp_on_ace_port</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type_gen_snoop:</b>coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_crresp_on_ace_port:</b>cresp_0000, cresp_1000, cresp_0001, cresp_1001, cresp_0101, cresp_1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlap_snoop_xact</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled

<p>
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled is applicable only for ACE Masters .The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled needs at least two ACE masters in the system .
 It is constructed and sampled when interface_type is AXI_ACE or port_kind is AXI_MASTER.

<p>
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that * generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port :

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_crresp_dvm_set">trans_cross_ace_acsnoop_crresp_dvm_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_set_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_set_cp_snoop_crresp'>snoop_crresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_set_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact, snoop_dvmcomplete_xact, snoop_dvmmessage_xact</li>
<li style='border: none;'>    <b>snoop_crresp:</b>cresp_x0000, cresp_x1000, cresp_x0001, cresp_x1001, cresp_x0101, cresp_x1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_crresp</li>
<li style='border: none;'>acsnoop_crresp_wasunique</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_crresp_dvm_set

<p>
 This covergroup captures snoop xact_type, rresp_type(unique and notunique).
 This covergroup will be created when there are more than 2 ACE-masters in the system.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_crresp_enable">trans_cross_ace_acsnoop_crresp_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_crresp : Captures Snoop response type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_crresp : Crosses coverpoints snoop_xact_type and snoop_crresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_crresp_dvm_set_one_ace_acelite">trans_cross_ace_acsnoop_crresp_dvm_set_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_set_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_set_one_ace_acelite_cp_snoop_crresp'>snoop_crresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_set_one_ace_acelite_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact, snoop_dvmcomplete_xact, snoop_dvmmessage_xact</li>
<li style='border: none;'>    <b>snoop_crresp:</b>cresp_x0000, cresp_x1000, cresp_x0001, cresp_x1001, cresp_x0101, cresp_x1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_crresp</li>
<li style='border: none;'>acsnoop_crresp_wasunique</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_crresp_dvm_set_one_ace_acelite

<p>
 This covergroup captures snoop xact_type, rresp_type(unique and notunique).
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. 
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_crresp_enable">trans_cross_ace_acsnoop_crresp_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_crresp : Captures Snoop response type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_crresp : Crosses coverpoints snoop_xact_type and snoop_crresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_crresp_dvm_unset">trans_cross_ace_acsnoop_crresp_dvm_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_unset_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_unset_cp_snoop_crresp'>snoop_crresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_unset_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_crresp:</b>cresp_x0000, cresp_x1000, cresp_x0001, cresp_x1001, cresp_x0101, cresp_x1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_crresp</li>
<li style='border: none;'>acsnoop_crresp_wasunique</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_crresp_dvm_unset

<p>
 This covergroup captures snoop xact_type, rresp_type(unique and notunique).
 This covergroup will be created when there is are more than 2 ACE masters in the system. 
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_crresp_enable">trans_cross_ace_acsnoop_crresp_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_crresp : Captures Snoop response type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_crresp : Crosses coverpoints snoop_xact_type and snoop_crresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_crresp_dvm_unset_one_ace_acelite">trans_cross_ace_acsnoop_crresp_dvm_unset_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_unset_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_unset_one_ace_acelite_cp_snoop_crresp'>snoop_crresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_crresp_dvm_unset_one_ace_acelite_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>snoop_crresp:</b>cresp_x0000, cresp_x1000, cresp_x0001, cresp_x1001, cresp_x0101, cresp_x1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_crresp</li>
<li style='border: none;'>acsnoop_crresp_wasunique</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_crresp_dvm_unset_one_ace_acelite

<p>
 This covergroup captures snoop xact_type, rresp_type(unique and notunique).
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 It is constructed when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_crresp_enable">trans_cross_ace_acsnoop_crresp_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 snoop_crresp : Captures Snoop response type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_crresp : Crosses coverpoints snoop_xact_type and snoop_crresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_ace_snoop_response_association">trans_master_ace_coherent_and_ace_snoop_response_association</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_ace_snoop_response_association_cp_coh_xact_from_ace'>coh_xact_from_ace</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_ace_snoop_response_association_cp_snoop_crresp_from_ace'>snoop_crresp_from_ace</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_ace_snoop_response_association_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_ace_snoop_response_association_cp_ace_init_cache_state'>ace_init_cache_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_ace_snoop_response_association_cp_ace_final_cache_state'>ace_final_cache_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_ace_snoop_response_association_cp_snoop_xact_on_ace_master'>snoop_xact_on_ace_master</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coh_xact_from_ace:</b>coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, writeunique_coherent, writelineunique_coherent</li>
<li style='border: none;'>    <b>snoop_crresp_from_ace:</b>cresp_0000, cresp_1000, cresp_0001, cresp_1001, cresp_0101, cresp_1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
<li style='border: none;'>    <b>ace_init_cache_state:</b>invalid_cache_state, uniqueclean_cache_state, sharedclean_cache_state, uniquedirty_cache_state, shareddirty_cache_state</li>
<li style='border: none;'>    <b>ace_final_cache_state:</b>invalid_cache_state, uniqueclean_cache_state, sharedclean_cache_state, uniquedirty_cache_state, shareddirty_cache_state</li>
<li style='border: none;'>    <b>snoop_xact_on_ace_master:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>coh_xact_ace_snp_resp_ace_init_final_cache_state</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_coherent_and_ace_snoop_response_association 

<p>
 Covergroup for all coherent transactions generated from ACE master and
 the correponding Snoop transactions on ACE-Masters and snoop response from ACE-Masters for these snoop transactions.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there are two ACE master s 
 in the system. 
 It is constructed and sampled when interface_type is AXI_ACE and 
 trans_master_ace_coherent_and_ace_snoop_response_association_enable to 1.

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_from_ace: This coverpoint has bins corresponding to each of the valid coherent
 transactions from an ACE Master

<p>

</li><li>
 snp_resp_from_ace: This coverpoint has bins for all possible values of CRRESP[3:0] (Snoop response)
 that an ACE Master can send for each of the coherent transaction issued from ACE Master.
 Since this CG is applicable for only ACE master, it is required to check whether any coherent 
 transaction from ACE master resulted in this snoop transaction and snoop response and subsequently hit bins of
 coverpoint cmds_from_ace. System Monitor provides this information to
 Port Monitor.

<p>

</li><li>
 snoop_xact_on_ace_master: This coverpoint has bins corresponding to each of the valid snoop transaction type
 on ACE master 

</li><li>
 snoop_crresp_wu: This coverpoint has bins for all possible values of CRRESP[4] (WasUnique)

<p>

</li><li>
 ace_init_cache_state: This coverpoint has bins for valid initial cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 ace_final_cache_state: This coverpoint has bins for valid final cache states corresponding to
 snoops generated by ACE-Master.

</li></ul>


<p>
 Cross Coverpoints:

<p>

<ul><li>
 coh_xact_ace_snp_resp_ace_init_final_cache_state: This is the
 cross-coverage between coh_xact_from_ace, snoop_xact_on_ace_master,snp_crresp_from_ace, snoop_crresp_wu, ace_init_cache_state
 and ace_final_cache_state.

</li></ul>
 

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace">trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_cp_ace_coh_and_snp_association'>ace_coh_and_snp_association</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_coh_and_snp_association:</b>readonce_coherent_to_readonce_snoop, readonce_coherent_to_readclean_snoop, readonce_coherent_to_readnotshareddirty_snoop, readonce_coherent_to_readshared_snoop, readonce_coherent_to_readunique_snoop, readonce_coherent_to_cleaninvalid_snoop, readonce_coherent_to_cleanshared_snoop, readclean_coherent_to_readclean_snoop, readclean_coherent_to_readnotshareddirty_snoop, readclean_coherent_to_readshared_snoop, readclean_coherent_to_readunique_snoop, readclean_coherent_to_cleaninvalid_snoop, readnotshareddirty_coherent_to_readclean_snoop, readnotshareddirty_coherent_to_readnotshareddirty_snoop, readnotshareddirty_coherent_to_readshared_snoop, readnotshareddirty_coherent_to_readunique_snoop, readnotshareddirty_coherent_to_cleaninvalid_snoop, readshared_coherent_to_readclean_snoop, readshared_coherent_to_readnotshareddirty_snoop, readshared_coherent_to_readshared_snoop, readshared_coherent_to_readunique_snoop, readshared_coherent_to_cleaninvalid_snoop, readunique_coherent_to_readunique_snoop, readunique_coherent_to_cleaninvalid_snoop, cleanunique_coherent_to_readunique_snoop, cleanunique_coherent_to_cleaninvalid_snoop, makeunique_coherent_to_readunique_snoop, makeunique_coherent_to_cleaninvalid_snoop, makeunique_coherent_to_makeinvalid_snoop, cleanshared_coherent_to_readunique_snoop, cleanshared_coherent_to_cleaninvalid_snoop, cleanshared_coherent_to_cleanshared_snoop, cleansharedpersist_coherent_to_readunique_snoop, cleansharedpersist_coherent_to_cleaninvalid_snoop, cleansharedpersist_coherent_to_cleanshared_snoop, cleaninvalid_coherent_to_readunique_snoop, cleaninvalid_coherent_to_cleaninvalid_snoop, makeinvalid_coherent_to_readunique_snoop, makeinvalid_coherent_to_cleaninvalid_snoop, makeinvalid_coherent_to_makeinvalid_snoop, writeunique_coherent_to_readunique_snoop, writeunique_coherent_to_cleaninvalid_snoop, writelineunique_coherent_to_readunique_snoop, writelineunique_coherent_to_cleaninvalid_snoop, writelineunique_coherent_to_makeinvalid_snoop</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center"> 
 Covergroup: system_ace_coherent_and_snoop_association_recommended_and_optional_ace 

<p>
 This Covergroup captures optional snoop transactions to snooped masters when coherant transaction is received from initiating master.
 It is constructed when interface_type is AXI_ACE and system_ace_coherent_and_snoop_association_enable set to 1.

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 and optional snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite">trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite_cp_ace_coh_and_snp_association'>ace_coh_and_snp_association</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_coh_and_snp_association:</b>readonce_coherent_to_readonce_snoop, readonce_coherent_to_readclean_snoop, readonce_coherent_to_readnotshareddirty_snoop, readonce_coherent_to_readshared_snoop, readonce_coherent_to_readunique_snoop, readonce_coherent_to_cleaninvalid_snoop, readonce_coherent_to_cleanshared_snoop, cleanshared_coherent_to_readunique_snoop, cleanshared_coherent_to_cleaninvalid_snoop, cleanshared_coherent_to_cleanshared_snoop, cleansharedpersist_coherent_to_readunique_snoop, cleansharedpersist_coherent_to_cleaninvalid_snoop, cleansharedpersist_coherent_to_cleanshared_snoop, cleaninvalid_coherent_to_readunique_snoop, cleaninvalid_coherent_to_cleaninvalid_snoop, makeinvalid_coherent_to_readunique_snoop, makeinvalid_coherent_to_cleaninvalid_snoop, makeinvalid_coherent_to_makeinvalid_snoop, writeunique_coherent_to_readunique_snoop, writeunique_coherent_to_cleaninvalid_snoop, writelineunique_coherent_to_readunique_snoop, writelineunique_coherent_to_cleaninvalid_snoop, writelineunique_coherent_to_makeinvalid_snoop</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 and optional snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id">trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_cp_coh_xact_t1_ace_lite'>coh_xact_t1_ace_lite</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_cp_coh_xact_t2_ace_lite'>coh_xact_t2_ace_lite</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_cp_snoop_crresp_0_t1'>snoop_crresp_0_t1</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_cp_snoop_crresp_0_t2'>snoop_crresp_0_t2</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_cp_coh_xact_id'>coh_xact_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coh_xact_t1_ace_lite:</b>writeunique_coherent, writelineunique_coherent</li>
<li style='border: none;'>    <b>coh_xact_t2_ace_lite:</b>writeunique_coherent, writelineunique_coherent</li>
<li style='border: none;'>    <b>snoop_crresp_0_t1:</b>cresp_0, cresp_1</li>
<li style='border: none;'>    <b>snoop_crresp_0_t2:</b>cresp_0, cresp_1</li>
<li style='border: none;'>    <b>coh_xact_id:</b>ace_lite_xact_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>coh_xact_ace_lite_xacts_ace_snp_resp_specific_id</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id 

<p>
 Covergroup for back to back combination of CLEANINVALID and MAKEINVALID coherent 
 transactions generated from ACE-Lite master and
 the correponding Snoop response from ACE-Masters for these coherent transactions.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there is atleast one ACE-Lite master
 in the system. 
 It is constructed and sampled when interface_type is AXI_ACE and 
 trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_enable to 1.

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_t1_ace_lite: This coverpoint has bins corresponding to first
 transaction of a back to back transactions from an ACE-Lite Master

</li><li>
 coh_xact_t2_ace_lite: This coverpoint has bins corresponding to second
 transaction of a back to back transactions from an ACE-Lite Master

<p>

</li><li>
 snoop_crresp_0_t1 & snoop_crresp_0_t2: This coverpoint has bins for all 
 possible values of CRRESP[0] (Snoop response) that an ACE Master can send for each of the 
 coherent transaction issued from ACE-Lite Master.

</li></ul>


<p>
 Cross Coverpoints:

<p>

<ul><li>
 coh_xact_ace_lite_xacts_ace_snp_resp_specific_id: This is the
 cross-coverage between coh_xact_t1_ace_lite, snoop_crresp_0_t1, coh_xact_t2_ace_lite, snoop_crresp_0_t2, coh_xact_id.

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id">trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_cp_coh_xact_from_ace_lite'>coh_xact_from_ace_lite</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_cp_snoop_crresp_from_ace'>snoop_crresp_from_ace</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_cp_ace_init_cache_state'>ace_init_cache_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_cp_ace_final_cache_state'>ace_final_cache_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coh_xact_from_ace_lite:</b>readonce_coherent, cleanshared_coherent, coherent_cleansharedpersist_xact, cleaninvalid_coherent, makeinvalid_coherent, writeunique_coherent, writelineunique_coherent</li>
<li style='border: none;'>    <b>snoop_crresp_from_ace:</b>cresp_0000, cresp_1000, cresp_0001, cresp_1001, cresp_0101, cresp_1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
<li style='border: none;'>    <b>ace_init_cache_state:</b>invalid_cache_state, uniqueclean_cache_state, sharedclean_cache_state, uniquedirty_cache_state, shareddirty_cache_state</li>
<li style='border: none;'>    <b>ace_final_cache_state:</b>invalid_cache_state, uniqueclean_cache_state, sharedclean_cache_state, uniquedirty_cache_state, shareddirty_cache_state</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>coh_xact_ace_lite_snp_resp_ace_init_final_cache_state</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id

<p>
 Covergroup for all coherent transactions generated from ACE-Lite master and
 the correponding Snoop response from ACE-Masters for these coherent transactions.
 This will be sampled only when transaction is having configured specific id.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there is atleast one ACE-Lite master
 in the system.
 It is constructed and sampled when interface_type is AXI_ACE and 
 trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_enable set to 1.

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_from_ace_lite: This coverpoint has bins corresponding to each of the valid coherent
 transactions from an ACE-Lite Master

<p>

</li><li>
 snp_resp_from_ace: This coverpoint has bins for all possible values of CRRESP[3:0] (Snoop response)
 that an ACE Master can send for each of the coherent transaction issued from ACE-Lite Master.
 Since this CG is applicable for only ACE master, it is required to check whether any coherent 
 transaction from ACE-Lite master resulted in this snoop response and subsequently hit bins of
 coverpoint cmds_from_ace_lite. System Monitor provides this information to
 Port Monitor.

<p>

</li><li>
 snoop_crresp_wu: This coverpoint has bins for all possible values of CRRESP[4] (WasUnique)

<p>

</li><li>
 ace_init_cache_state: This coverpoint has bins for valid initial cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 ace_final_cache_state: This coverpoint has bins for valid final cache states corresponding to
 snoops generated by ACE-Master.

</li></ul>


<p>
 Cross Coverpoints:

<p>

<ul><li>
 coh_xact_ace_lite_snp_resp_ace_init_final_cache_state: This is the
 cross-coverage between coh_xact_from_ace_lite, snp_resp_from_ace, snoop_crresp_wu, ace_init_cache_state
 and ace_final_cache_state.

</li></ul>
 

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_SNOOPRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_resp_during_wu_wlu_to_same_addr">trans_master_snoop_resp_during_wu_wlu_to_same_addr</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_resp_during_wu_wlu_to_same_addr_cp_snoop_crresp'>snoop_crresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_resp_during_wu_wlu_to_same_addr_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_snoop_resp_during_wu_wlu_to_same_addr_cp_awunique_val'>awunique_val</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_crresp:</b>cresp_x0000, cresp_x1000, cresp_x0001, cresp_x1001</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
<li style='border: none;'>    <b>awunique_val:</b>is_not_unique, is_unique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_resp_awunique</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_snoop_resp_during_wu_wlu_to_same_addr<br>

<p>
 This Covergroup captures snoop response type,WasUnique bit ,awunique value and snoop response with awunique value.
 It is constructed and sampled when interface_type is AXI_ACE and interface_category is not AXI_READ_ONLY.

<p>
 Coverpoints: <br>

<ul><li>
 snoop_crresp: Captures snoop response values 

</li><li>
 snoop_crresp_wu: Captures value of WasUnique bit in snoop response

</li><li>
 awunique_val: Captures the value of signal AWUNIQUE for WRITEUNIQUE and WRITELINEUNIQUE transactions

</li></ul>


<p>
 Cross Coverpoints:

<ul><li>
 snoop_resp_awunique: Cross of snoop_crresp, snoop_crresp_wu and awunique_val 

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.4</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAINBARRIER_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awdomain_awbarrier_memory_sync">trans_cross_ace_awdomain_awbarrier_memory_sync</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_memory_sync_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_memory_sync_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_memory_sync_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awdomain_awbarrier_memory_sync</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_awdomain_awbarrier_memory_sync

<p>
 This Covergroup captures barrier_type and domain_type for write transaction.
 It is constructed and sampled when trans_cross_ace_awdomain_awbarrier_memory_sync_enable

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awbarrier_awdomain : Crosses cover points
 write transaction of certain barrier_type MEMORY_BARRIER & SYNC_BARRIER with awdomain

</li></ul>

 As barrier types are memory & sync therefore, ignoring bins intersect with NORMAL_ACCESS_RESPECT_BARRIER & NORMAL_ACCESS_IGNORE_BARRIER
 and ignoring all other non-writebarrier bins.</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAINBARRIER_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awdomain_awbarrier_respect_ignore_ace_lite">trans_cross_ace_awdomain_awbarrier_respect_ignore_ace_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_respect_ignore_ace_lite_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_respect_ignore_ace_lite_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_respect_ignore_ace_lite_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awdomain_awbarrier_respect_ignore</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup : trans_cross_ace_awdomain_awbarrier_respect_ignore_ace_lite

<p>
 This Covergroup captures coherant write xact_type and barrier_type for write transaction.
 It is constructed and sampled when interface_type is ACE_LITE & trans_cross_ace_awdomain_awbarrier_respect_ignore_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures non write barrier (all other coherent transactions) as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awbarrier_awdomain : Crosses cover points
 write transaction of certain barrier_type NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with awdomain

</li></ul>

 As barrier type with respect & ignore barriers are normal coherent access therefore, ignoring bins are WRITEBARRIER with Memory & Sync</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAINBARRIER_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_no_writeevict">trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_no_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_no_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_no_writeevict_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_no_writeevict_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awdomain_awbarrier_respect_ignore</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup : trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_no_writeevict

<p>
 This Covergroup captures coherant write xact_type and barrier_type for write transaction.
 It is constructed and sampled when trans_cross_ace_awdomain_awbarrier_respect_ignore_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures non write barrier (all other coherent transactions) as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awbarrier_awdomain : Crosses cover points
 write transaction of certain barrier_type NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with awdomain

</li></ul>

 As barrier type with respect & ignore barriers are normal coherent access therefore, ignoring bins are WRITEBARRIER with Memory & Sync</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITEDOMAINBARRIER_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_writeevict">trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_writeevict_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_writeevict_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awdomain_awbarrier_respect_ignore</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup : trans_cross_ace_awdomain_awbarrier_respect_ignore_not_ace_lite_writeevict

<p>
 This Covergroup captures coherant write xact_type and barrier_type for write transaction.
 It is constructed and sampled when trans_cross_ace_awdomain_awbarrier_respect_ignore_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures non write barrier (all other coherent transactions) as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awbarrier_awdomain : Crosses cover points
 write transaction of certain barrier_type NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with awdomain

</li></ul>

 As barrier type with respect & ignore barriers are normal coherent access therefore, ignoring bins are WRITEBARRIER with Memory & Sync</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READCACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def

<p>
 This Covergroup captures coherant read xact_type ,initial and final cacheline state for read transaction.
 It is constructed and sampled when interface_type is not ACE_LITE and interface_category is not AXI_WRITE_ONLY
 & trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable is set 1 and dvm_enable ,barrier_enable and speculative_read_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_read_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READCACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def_speculative_read_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def_speculative_read_enable</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def_speculative_read_enable_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def_speculative_read_enable_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def_speculative_read_enable_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_def_speculative_read_enable

<p>
 This covergroup captures coherant read xact_type, initial and final cacheline state for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_speculative_read_enable">speculative_read_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 coherent_read_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READCACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set

<p>
 This covergroup captures coherant read xact_type, initial and final cacheline state for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_speculative_read_enable">speculative_read_enable</a> = 0. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 coherent_read_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READCACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set_speculative_read_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set_speculative_read_enable</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set_speculative_read_enable_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set_speculative_read_enable_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set_speculative_read_enable_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_set_speculative_read_enable

<p>
 This covergroup captures coherant read xact_type, initial and final cacheline state for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_speculative_read_enable">speculative_read_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 coherent_read_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READCACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset

<p>
 This covergroup captures coherant read xact_type, initial and final cacheline state for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_speculative_read_enable">speculative_read_enable</a> = 0. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_read_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READCACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset_speculative_read_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset_speculative_read_enable</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset_speculative_read_enable_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset_speculative_read_enable_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset_speculative_read_enable_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_set_barrier_unset_speculative_read_enable

<p>
 This covergroup captures coherant read xact_type, initial and final cacheline state for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_speculative_read_enable">speculative_read_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 coherent_read_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READCACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set

<p>
 This covergroup captures coherant read xact_type ,initial and final cacheline state for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_speculative_read_enable">speculative_read_enable</a> = 0. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 coherent_read_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READCACHE_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set_speculative_read_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set_speculative_read_enable</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set_speculative_read_enable_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set_speculative_read_enable_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set_speculative_read_enable_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_dvm_unset_barrier_set_speculative_read_enable

<p>
 This covergroup captures coherant read xact_type, initial and final cacheline state for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_speculative_read_enable">speculative_read_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 coherent_read_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_ardvmmessage_ardvmresp">trans_cross_ace_ardvmmessage_ardvmresp</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardvmmessage_ardvmresp_cp_ardvm_message_type'>ardvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardvmmessage_ardvmresp_cp_ardvm_resp'>ardvm_resp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardvm_message_type:</b>message_tlb_invalidate, message_branch_predictor_invalidate, message_physical_instruction_cache_invalidate, message_virtual_instruction_cache_invalidate, message_synchronization, message_hint</li>
<li style='border: none;'>    <b>ardvm_resp:</b>message_accept, message_reject</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ardvmmessage_ardvmresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_ardvmmessage_ardvmresp

<p>
 This Covergroup captures coherant read xact_type and response type for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_ardvmmessage_ardvmresp_enable">trans_cross_ace_ardvmmessage_ardvmresp_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM message on araddr[14:12]

</li><li>
 ardvm_resp : Capture DVM response on rresp [4:0],
 accept = 4'b0000 and reject = 4'b0010 

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ardvmmessage_ardvmresp : Crosses coverpoints ardvm_message_type and ardvm_resp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_coh_rresp_def">trans_cross_ace_arsnoop_coh_rresp_def</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_def_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_def_cp_coh_rresp'>coh_rresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_def_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>coh_rresp:</b>coherent_rresp_shared_clean, coherent_rresp_shared_dirty, coherent_rresp_unique_clean, coherent_rresp_unique_dirty</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_coh_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_coh_rresp_def

<p>
 This Covergroup captures coherant read xact_type,response type and slave_port_id for read transaction.
 It is constructed and sampled when interface type is not ACE_LITE and AXI_WRITE_ONLY,
 trans_cross_ace_arsnoop_coh_rresp_enable set to 1 and dvm_enable & barrier_enable set to 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 coh_rresp : Captures read coherent response

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_coh_rresp : Crosses cover points
 coherent_read_xact_type and coh_rresp

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_set">trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_set_cp_coh_rresp'>coh_rresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>coh_rresp:</b>coherent_rresp_shared_clean, coherent_rresp_shared_dirty, coherent_rresp_unique_clean, coherent_rresp_unique_dirty</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_coh_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_set

<p>
 This covergroup captures coherant read xact_type, response type and slave_port_id for read transaction.
 It is constructed and sampled when
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_coh_rresp_enable">trans_cross_ace_arsnoop_coh_rresp_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 coh_rresp : Captures read coherent response

</li><li>
 slave_port_id : Captures slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_coh_rresp : Crosses coverpoints coherent_read_xact_type and coh_rresp and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_unset">trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_unset_cp_coh_rresp'>coh_rresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_unset_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>coh_rresp:</b>coherent_rresp_shared_clean, coherent_rresp_shared_dirty, coherent_rresp_unique_clean, coherent_rresp_unique_dirty</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_coh_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_coh_rresp_dvm_set_barrier_unset

<p>
 This covergroup captures coherant read xact_type, response type and slave_port_id for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_coh_rresp_enable">trans_cross_ace_arsnoop_coh_rresp_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 coh_rresp : Captures read coherent response

</li><li>
 slave_port_id : Captures slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_coh_rresp : Crosses coverpoints coherent_read_xact_type and coh_rresp and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READRESP_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_coh_rresp_dvm_unset_barrier_set">trans_cross_ace_arsnoop_coh_rresp_dvm_unset_barrier_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_dvm_unset_barrier_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_dvm_unset_barrier_set_cp_coh_rresp'>coh_rresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_arsnoop_coh_rresp_dvm_unset_barrier_set_cp_slave_port_id'>slave_port_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>coh_rresp:</b>coherent_rresp_shared_clean, coherent_rresp_shared_dirty, coherent_rresp_unique_clean, coherent_rresp_unique_dirty</li>
<li style='border: none;'>    <b>slave_port_id:</b>slave_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>arsnoop_coh_rresp</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_arsnoop_coh_rresp_dvm_unset_barrier_set

<p>
 This covergroup captures coherant read xact_type, response type and slave_port_id for read transaction.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_coh_rresp_enable">trans_cross_ace_arsnoop_coh_rresp_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 coh_rresp : Captures read coherent response

</li><li>
 slave_port_id : Captures slave port id

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arsnoop_coh_rresp : Crosses coverpoints coherent_read_xact_type and coh_rresp and slave_port_id

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ORDERING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_back_to_back_write_ordering">trans_master_back_to_back_write_ordering</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_back_to_back_write_ordering_cp_xact_back_to_back_write_ordering'>xact_back_to_back_write_ordering</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>xact_back_to_back_write_ordering:</b>back_to_back_write_with_same_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_back_to_back_write_ordering <br>

<p>
 This Covergroup captures back to back write transactions for same id.
 It is constructed when port_kind is AXI_MASTER and interface_type is not AXI4_STREAM & 
 interface_category is not AXI_READ_ONLY.

<p>
 Coverpoints:<br>

<p>

<ul><li>
xact_back_to_back_write_ordering: Captures if back-to-back write transactions with the same id
 is observed

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ORDERING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_write_after_read_ordering">trans_master_write_after_read_ordering</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_write_after_read_ordering_cp_xact_write_after_read_ordering'>xact_write_after_read_ordering</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>xact_write_after_read_ordering:</b>write_after_read_with_write_completing_first, write_after_read_with_read_completing_first</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_write_after_read_ordering <br>

<p>
 This Covergroup captures write transaction after read happens.
 It is constructed when port_kind is AXI_MASTER and interface_type is not AXI4_STREAM & 
 interface_category is AXI_READ_WRITE.

<p>
 Coverpoints:<br>

<ul><li>
xact_write_after_read_ordering: Captures the order of completion of a write transaction issued after
 a read 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_ORDERING_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_ordering_after_barrier">trans_xact_ordering_after_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_xact_ordering_after_barrier_cp_axi_xact_ordering_after_barrier'>axi_xact_ordering_after_barrier</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_xact_ordering_after_barrier:</b>read_xact_overtake_barrier_response, read_xact_fallbehind_barrier_response, write_xact_overtake_barrier_response, write_xact_fallbehind_barrier_response</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_xact_ordering_after_barrier

<p>
 This Covergroup captures read & write transaction ordering for barrier response scenarios.
 It is constructed when interface type is AXI_ACE or ACE_LITE and trans_xact_ordering_after_barrier_enable &
 barrier enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_ordering_after_barrier: This is covered when a master issues transactions 
 between issuing a barrier transaction on the address channel and receiving the read 
 and write barrier responses. 

<ul><li>
 Such transactions have no ordering guarantee with respect to the barrier. On the address 
 channel, these transactions are permitted to remain after the barrier transaction or they 
 are permitted to overtake the barrier transaction.

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.4.1</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_128bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_ace_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_128bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 128 bit.
 It is constrcuted and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_256bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_256bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_256bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_256bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f, offset_10, offset_11, offset_12, offset_13, offset_14, offset_15, offset_16, offset_17, offset_18, offset_19, offset_1a, offset_1b, offset_1c, offset_1d, offset_1e, offset_1f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte, xfer_size_32byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_ace_dweq_256bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_256bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 256 bit.
 It is constrcuted and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_32bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_ace_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_32bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 32 bit.
 It is constrcuted and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_512bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_512bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_512bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_512bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f, offset_10, offset_11, offset_12, offset_13, offset_14, offset_15, offset_16, offset_17, offset_18, offset_19, offset_1a, offset_1b, offset_1c, offset_1d, offset_1e, offset_1f, offset_20, offset_21, offset_22, offset_23, offset_24, offset_25, offset_26, offset_27, offset_28, offset_29, offset_2a, offset_2b, offset_2c, offset_2d, offset_2e, offset_2f, offset_30, offset_31, offset_32, offset_33, offset_34, offset_35, offset_36, offset_37, offset_38, offset_39, offset_3a, offset_3b, offset_3c, offset_3d, offset_3e, offset_3f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte, xfer_size_32byte, xfer_size_64byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_ace_dweq_512bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_512bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 512 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_64bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_ace_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_ace_dweq_64bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 64 bit.
 It is constrcuted and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_128bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_axi3_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_128bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 128 bit.
 It is constrcuted and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_256bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_256bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_256bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_256bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f, offset_10, offset_11, offset_12, offset_13, offset_14, offset_15, offset_16, offset_17, offset_18, offset_19, offset_1a, offset_1b, offset_1c, offset_1d, offset_1e, offset_1f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte, xfer_size_32byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_axi3_dweq_256bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_256bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 256 bit.
 It is constrcuted and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_32bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_axi3_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer.
 It is constrcuted and sampled when trans_cross_axi_read_narrow_transfer_arlen_araddr_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_512bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_512bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_512bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_512bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f, offset_10, offset_11, offset_12, offset_13, offset_14, offset_15, offset_16, offset_17, offset_18, offset_19, offset_1a, offset_1b, offset_1c, offset_1d, offset_1e, offset_1f, offset_20, offset_21, offset_22, offset_23, offset_24, offset_25, offset_26, offset_27, offset_28, offset_29, offset_2a, offset_2b, offset_2c, offset_2d, offset_2e, offset_2f, offset_30, offset_31, offset_32, offset_33, offset_34, offset_35, offset_36, offset_37, offset_38, offset_39, offset_3a, offset_3b, offset_3c, offset_3d, offset_3e, offset_3f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte, xfer_size_32byte, xfer_size_64byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_axi3_dweq_512bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_512bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 512 bit.
 It is constrcuted and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_64bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_axi3_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_64bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 64 bit.
 It is constrcuted and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_128bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_axi4_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_128bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 128 bit.
 It is constrcuted and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_32bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_axi4_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_64bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 32 bit.
 It is constrcuted and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_64bit">trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_narrow_transfer_arlen_araddr_axi4_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_narrow_transfer_arlen_araddr_axi4_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr_axi3_dweq_64bit

<p>
 This Covergroup captures transfer size and address offset for read narrow transfer for when data width is 64 bit.
 It is constrcuted and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_128bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_ace_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_128bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 128 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_256bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_256bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_256bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_256bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f, offset_10, offset_11, offset_12, offset_13, offset_14, offset_15, offset_16, offset_17, offset_18, offset_19, offset_1a, offset_1b, offset_1c, offset_1d, offset_1e, offset_1f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte, xfer_size_32byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_ace_dweq_256bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_256bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 256 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_32bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_ace_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_32bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 32 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_512bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_512bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_512bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_512bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f, offset_10, offset_11, offset_12, offset_13, offset_14, offset_15, offset_16, offset_17, offset_18, offset_19, offset_1a, offset_1b, offset_1c, offset_1d, offset_1e, offset_1f, offset_20, offset_21, offset_22, offset_23, offset_24, offset_25, offset_26, offset_27, offset_28, offset_29, offset_2a, offset_2b, offset_2c, offset_2d, offset_2e, offset_2f, offset_30, offset_31, offset_32, offset_33, offset_34, offset_35, offset_36, offset_37, offset_38, offset_39, offset_3a, offset_3b, offset_3c, offset_3d, offset_3e, offset_3f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte, xfer_size_32byte, xfer_size_64byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_ace_dweq_512bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_512bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 512 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_64bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_ace_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_ace_dweq_64bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 64 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_128bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_128bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 128 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_256bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_256bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_256bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_256bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f, offset_10, offset_11, offset_12, offset_13, offset_14, offset_15, offset_16, offset_17, offset_18, offset_19, offset_1a, offset_1b, offset_1c, offset_1d, offset_1e, offset_1f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte, xfer_size_32byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_256bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_256bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 256 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_32bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaadr_axi3_dweq_32bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 32 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_512bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_512bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_512bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_512bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f, offset_10, offset_11, offset_12, offset_13, offset_14, offset_15, offset_16, offset_17, offset_18, offset_19, offset_1a, offset_1b, offset_1c, offset_1d, offset_1e, offset_1f, offset_20, offset_21, offset_22, offset_23, offset_24, offset_25, offset_26, offset_27, offset_28, offset_29, offset_2a, offset_2b, offset_2c, offset_2d, offset_2e, offset_2f, offset_30, offset_31, offset_32, offset_33, offset_34, offset_35, offset_36, offset_37, offset_38, offset_39, offset_3a, offset_3b, offset_3c, offset_3d, offset_3e, offset_3f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte, xfer_size_32byte, xfer_size_64byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_512bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_512bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 512 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_64bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_64bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is less 64 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_128bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_128bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_128bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 128 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_32bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_32bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_32bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 32 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_NARROW_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_64bit">trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_narrow_transfer_awlen_awaddr_axi4_dweq_64bit</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr_axi3_dweq_64bit

<p>
 This Covergroup captures write_xact_type ,transfer size and address offset for narrow transfer and
 data width is 64 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer_ace_dwlt_128bit">trans_cross_axi_read_unaligned_transfer_ace_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_unaligned_transfer_ace_dwlt_128bit

<p>
 This Covergroup captures burst_type,burst_length, transfer size and address offset for read unaligned transfer
 when data width is less than 128 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer_ace_dwlt_32bit">trans_cross_axi_read_unaligned_transfer_ace_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_unaligned_transfer_ace_dwlt_32bit

<p>
 This Covergroup captures burst_type,burst_length, transfer size and address offset for read unaligned transfer
 when data width is less than 32 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer_ace_dwlt_64bit">trans_cross_axi_read_unaligned_transfer_ace_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_ace_dwlt_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_unaligned_transfer_ace_dwlt_64bit

<p>
 This Covergroup captures burst_type,burst_length, transfer size and address offset for read unaligned transfer
 when data width is less than 64 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_128bit">trans_cross_axi_read_unaligned_transfer_axi3_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_unaligned_transfer_axi3_dwlt_128bit

<p>
 This Covergroup captures burst_type,burst_length, transfer size and address offset for read unaligned transfer
 when data width is less than 128 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_32bit">trans_cross_axi_read_unaligned_transfer_axi3_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_unaligned_transfer_axi3_dwlt_32bit

<p>
 This Covergroup captures burst_type,burst_length, transfer size and address offset for read unaligned transfer
 when data width is less than 32 bit.
 It is constructed and sampled when interface type is AXI3. 

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_64bit">trans_cross_axi_read_unaligned_transfer_axi3_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi3_dwlt_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_unaligned_transfer_axi3_dwlt_64bit

<p>
 This Covergroup captures burst_type,burst_length, transfer size and address offset for read unaligned transfer
 when data width is less than 64 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_128bit">trans_cross_axi_read_unaligned_transfer_axi4_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_128bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_unaligned_transfer_axi4_dwlt_128bit

<p>
 This Covergroup captures burst_type,burst_length, transfer size and address offset for read unaligned transfer
 when data width is less than 128 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_32bit">trans_cross_axi_read_unaligned_transfer_axi4_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_32bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_unaligned_transfer_axi4_dwlt_32bit

<p>
 This Covergroup captures burst_type,burst_length, transfer size and address offset for read unaligned transfer
 when data width is less than 32 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_READ_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_64bit">trans_cross_axi_read_unaligned_transfer_axi4_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_64bit_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_unaligned_transfer_axi4_dwlt_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_read_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_unaligned_transfer_axi4_dwlt_64bit

<p>
 This Covergroup captures burst_type,burst_length, transfer size and address offset for read unaligned transfer
 when data width is less than 64 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer_ace_dwlt_128bit">trans_cross_axi_write_unaligned_transfer_ace_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_unaligned_transfer_ace_dwlt_128bit

<p>
 This Covergrpoup captures following signals for unaligned write transfer when data width 
 is less than 128 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer_ace_dwlt_32bit">trans_cross_axi_write_unaligned_transfer_ace_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_write_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_unaligned_transfer_ace_dwlt_32bit

<p>
 This Covergrpoup captures following signals for unaligned write transfer when data width 
 is less than 32 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer_ace_dwlt_64bit">trans_cross_axi_write_unaligned_transfer_ace_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_ace_dwlt_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_write_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_unaligned_transfer_ace_dwlt_64bit

<p>
 This Covergrpoup captures following signals for unaligned write transfer when data width 
 is less than 64 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_128bit">trans_cross_axi_write_unaligned_transfer_axi3_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_unaligned_transfer_axi3_dwlt_128bit

<p>
 This Covergrpoup captures following signals for unaligned write transfer when data width 
 is less than 128 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_32bit">trans_cross_axi_write_unaligned_transfer_axi3_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_unaligned_transfer_axi3_dwlt_32bit

<p>
 This Covergrpoup captures following signals for unaligned write transfer when data width 
 is less than 32 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_64bit">trans_cross_axi_write_unaligned_transfer_axi3_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi3_dwlt_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_unaligned_transfer_axi3_dwlt_64bit

<p>
 This Covergrpoup captures following signals for unaligned write transfer when data width 
 is less than 64 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_128bit">trans_cross_axi_write_unaligned_transfer_axi4_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_128bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_128bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7, offset_8, offset_9, offset_a, offset_b, offset_c, offset_d, offset_e, offset_f</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte, xfer_size_16byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_unaligned_transfer_axi4_dwlt_128bit

<p>
 This Covergrpoup captures following signals for unaligned write transfer when data width 
 is less than 128 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_32bit">trans_cross_axi_write_unaligned_transfer_axi4_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_32bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_32bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_unaligned_transfer_axi4_dwlt_32bit

<p>
 This Covergrpoup captures following signals for unaligned write transfer when data width 
 is less than 32 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_64bit">trans_cross_axi_write_unaligned_transfer_axi4_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_64bit_cp_addr_offset'>addr_offset</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_unaligned_transfer_axi4_dwlt_64bit_cp_transfer_size'>transfer_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>addr_offset:</b>offset_0, offset_1, offset_2, offset_3, offset_4, offset_5, offset_6, offset_7</li>
<li style='border: none;'>    <b>transfer_size:</b>xfer_size_1byte, xfer_size_2byte, xfer_size_4byte, xfer_size_8byte</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_write_unaligned_transfer</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_unaligned_transfer_axi4_dwlt_64bit

<p>
 This Covergrpoup captures following signals for unaligned write transfer when data width 
 is less than 64 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DIRTYDATA_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_cross_cache_line_dirty_data_write">trans_master_ace_cross_cache_line_dirty_data_write</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_cross_cache_line_dirty_data_write_cp_ace_cross_cache_line_dirty_data_write'>ace_cross_cache_line_dirty_data_write</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_cross_cache_line_dirty_data_write:</b>readonce_cross_cache_line_dirty_data_write, writeunique_cross_cache_line_dirty_data_write</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_cross_cache_line_dirty_data_write

<p>
 This is a system-level covergroup which works by enabling sys_cfg field system_which captures dirty data
 for write cache line.
 It is constructed and sampled when interface_type is AXI_ACE or ACE_LITE ,interface_category is AXI_READ_WRITE and 
 system_ace_cross_cache_line_dirty_data_write_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 ace_cross_cache_line_dirty_data_write: This is covered under the following
 conditions:

<ul><li>
 The interconnect may need to snoop multiple cachelines for a
 WRITEUNIQUE or READONCE transaction because it spans multiple cache
 lines

</li><li>
 Atleast two of these snoop transactions return dirty data

</li><li>
 The interconnect writes the dirty data of the snoop transactions to slave

<p>
 One or more ACE masters needed for this covergroup

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DIRTYDATA_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_dirty_data_write">trans_master_ace_dirty_data_write</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_dirty_data_write_cp_ace_dirty_data_write'>ace_dirty_data_write</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_dirty_data_write:</b>readonce_dirty_data_write, readclean_dirty_data_write, readnotshreaddirty_dirty_data_write, cleaninvalid_dirty_data_write, cleanshared_dirty_data_write, cleansharedpersist_dirty_data_write, cleanunique_dirty_data_write, writeunique_dirty_data_write</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_dirty_data_write

<p>
 This is a system-level covergroup which works by enabling sys_cfg field system_ace_dirty_data_write_enable.
 It is constructed and sampled when interface_type is AXI_ACE,interface_category is AXI_READ_WRITE and 
 system_ace_dirty_data_write_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 master_xact_of_ic_dirty_data_write: This is covered when the interconnect issues a write
 to the slave because dirty data was returned by one of the snoop responses and that
 dirty data could not be returned to the master that initiated the original transaction 

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DIRTYDATA_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_dirty_data_write_one_ace_acelite">trans_master_ace_dirty_data_write_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_dirty_data_write_one_ace_acelite_cp_ace_dirty_data_write'>ace_dirty_data_write</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_dirty_data_write:</b>readonce_dirty_data_write, cleaninvalid_dirty_data_write, cleanshared_dirty_data_write, writeunique_dirty_data_write</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_dirty_data_write_one_ace_acelite

<p>
 This is a system-level covergroup which works by enabling sys_cfg field system_ace_dirty_data_write_enable.
 It is constructed and sampled when interface_type is ACE_LITE ,interface_category is AXI_READ_WRITE and 
 system_ace_dirty_data_write_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 master_xact_of_ic_dirty_data_write: This is covered when the interconnect issues a write
 to the slave because dirty data was returned by one of the snoop responses and that
 dirty data could not be returned to the master that initiated the original transaction 

<p>
 One ACE and one or more ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_DIRTYDATA_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_snoop_and_memory_returns_data">trans_master_ace_snoop_and_memory_returns_data</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_snoop_and_memory_returns_data_cp_ace_snoop_and_memory_data_timing'>ace_snoop_and_memory_data_timing</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_snoop_and_memory_returns_data_cp_ace_snoop_and_memory_returns_data_xact_type'>ace_snoop_and_memory_returns_data_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_snoop_and_memory_data_timing:</b>snoop_data_before_memory_data, snoop_data_along_with_memory_data, snoop_data_after_memory_data, snoop_returns_data_and_memory_not_returns_data</li>
<li style='border: none;'>    <b>ace_snoop_and_memory_returns_data_xact_type:</b>readonce_snoop_and_memory_returns_data, readclean_snoop_and_memory_returns_data, readnotshreaddirty_snoop_and_memory_returns_data, readunique_snoop_and_memory_returns_data, readshared_snoop_and_memory_returns_data</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_memory_timing_and_xact_cross</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_snoop_and_memory_returns_data

<p>
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is not AXI_WRITE_ONLY and
 system_ace_snoop_and_memory_returns_data_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 ace_snoop_and_memory_read_timing: This cover point covers possible
 relative timings of snoop generation by the interconnect with respect to
 receiving speculative read data by the interconnect and bin snoop_returns_data_and_memory_not_returns_data 
 covers if a transaction is found with snoop data transfer and without associated slave transaction. The 
 various timings covered are:

<ul><li>
 snoop issued before the first read data beat is received through speculative read transaction

</li><li>
 snoop issued after the last beat of read data is received through speculative read transaction

</li><li>
 snoop issued while the read data is being received through speculative read transaction

</li></ul>


</li><li>
 ace_snoop_and_memory_returns_data_xact_type: Covers the various coherent
 transaction types for which speculative read was issued. The transaction
 types covered are READONCE, READCLEAN READNOSHAREDDIRTY, READUNIQUE and
 READSHARED transactions

<p>
 At least two ACE masters needed for this covergroup

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_COHERANT_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_snoop_association_recommended_ace">trans_master_ace_coherent_and_snoop_association_recommended_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_snoop_association_recommended_ace_cp_ace_coh_and_snp_association'>ace_coh_and_snp_association</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_coh_and_snp_association:</b>readonce_coherent_to_readonce_snoop, readclean_coherent_to_readclean_snoop, readnotshareddirty_coherent_to_readnotshareddirty_snoop, readshared_coherent_to_readshared_snoop, readunique_coherent_to_readunique_snoop, cleanunique_coherent_to_cleaninvalid_snoop, makeunique_coherent_to_makeinvalid_snoop, cleanshared_coherent_to_cleanshared_snoop, cleansharedpersist_coherent_to_cleanshared_snoop, cleaninvalid_coherent_to_cleaninvalid_snoop, makeinvalid_coherent_to_makeinvalid_snoop, writeunique_coherent_to_cleaninvalid_snoop, writelineunique_coherent_to_makeinvalid_snoop</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center"> 
 Covergroup: trans_master_ace_coherent_and_snoop_association_recommended_ace 

<p>
 This Covergroup captures scenari when master issues coherant transaction , interconnect 
 recommends snooop based transaction to snooped masters.
 It is constructed and sampled when interface _type is AXI_ACE and system_ace_coherent_and_snoop_association_enable set to 1.

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_COHERANT_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_snoop_association_recommended_ace_lite">trans_master_ace_coherent_and_snoop_association_recommended_ace_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_coherent_and_snoop_association_recommended_ace_lite_cp_ace_coh_and_snp_association'>ace_coh_and_snp_association</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_coh_and_snp_association:</b>readonce_coherent_to_readonce_snoop, cleanshared_coherent_to_cleanshared_snoop, cleansharedpersist_coherent_to_cleanshared_snoop, cleaninvalid_coherent_to_cleaninvalid_snoop, makeinvalid_coherent_to_makeinvalid_snoop, writeunique_coherent_to_cleaninvalid_snoop, writelineunique_coherent_to_makeinvalid_snoop</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_coherent_and_snoop_association_recommended_ace_lite 

<p>
 This Covergroup captures scenario when master issues coherant transaction , interconnect 
 recommends snooop based transaction to snooped masters.
 It is constructed and sampled when interface _type is ACE_LITE .

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_COHERANT_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_concurrent_overlapping_coherent_xacts">trans_master_ace_concurrent_overlapping_coherent_xacts</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_concurrent_overlapping_coherent_xacts_cp_coherent_xact_on_ace_master_port'>coherent_xact_on_ace_master_port</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_concurrent_overlapping_coherent_xacts_cp_coherent_xact_on_other_ace_master_port_in_system'>coherent_xact_on_other_ace_master_port_in_system</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_xact_on_ace_master_port:</b>coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>coherent_xact_on_other_ace_master_port_in_system:</b>coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlapping</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_concurrent_overlapping_coherent_xacts

<p>
 The covergroup trans_master_ace_concurrent_overlapping_coherent_xacts covers coherent transactions initiated from different ACE masters concurrently on the same address.
 The covergroup needs atlease two ACE masters to be present in the system.
 It is constructed and sampled when interface_type is AXI_ACE and system_ace_concurrent_overlapping_coherent_xacts_enable set to 1.
 Coverpoints:

<p>

<ul><li>
 coherent_xact_on_ace_master_port: This coverpoint covers <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transaction . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li><li>
 coherent_xact_on_other_ace_master_port_in_system : This coverpoint covers <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transactions . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_COHERANT_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_concurrent_readunique_cleanunique">trans_master_ace_concurrent_readunique_cleanunique</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_concurrent_readunique_cleanunique_cp_ace_concurrent_readunique_cleanunique'>ace_concurrent_readunique_cleanunique</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_concurrent_readunique_cleanunique:</b>readunique_readunique, readunique_cleanunique, cleanunique_cleannique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_concurrent_readunique_cleanunique

<p>
 This Covergroup captures scenario for ACE master initiating simultanous ReadUnique or CleanUnique transactions.
 It is consstructed and sampled when interface_type is AXI_ACE ,interface_category is not AXI_WRITE_ONLY and 
 system_ace_concurrent_readunique_cleanunique_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 ace_concurrent_readunique_cleanunique: This is covered when multiple ACE masters
 concurrently(that are simultaneously active) initiate ReadUnique or CleanUnique transactions.

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_COHERANT_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association">trans_master_ace_lite_coherent_and_ace_snoop_response_association</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_cp_coh_xact_from_ace_lite'>coh_xact_from_ace_lite</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_cp_snoop_crresp_from_ace'>snoop_crresp_from_ace</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_cp_snoop_crresp_wu'>snoop_crresp_wu</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_cp_ace_init_cache_state'>ace_init_cache_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_cp_ace_final_cache_state'>ace_final_cache_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_lite_coherent_and_ace_snoop_response_association_cp_associate_snoop_xact_for_coh_xact_from_acelite_master'>associate_snoop_xact_for_coh_xact_from_acelite_master</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coh_xact_from_ace_lite:</b>readonce_coherent, cleanshared_coherent, coherent_cleansharedpersist_xact, cleaninvalid_coherent, makeinvalid_coherent, writeunique_coherent, writelineunique_coherent</li>
<li style='border: none;'>    <b>snoop_crresp_from_ace:</b>cresp_0000, cresp_1000, cresp_0001, cresp_1001, cresp_0101, cresp_1101</li>
<li style='border: none;'>    <b>snoop_crresp_wu:</b>cresp_wasunique, cresp_wasnotunique</li>
<li style='border: none;'>    <b>ace_init_cache_state:</b>invalid_cache_state, uniqueclean_cache_state, sharedclean_cache_state, uniquedirty_cache_state, shareddirty_cache_state</li>
<li style='border: none;'>    <b>ace_final_cache_state:</b>invalid_cache_state, uniqueclean_cache_state, sharedclean_cache_state, uniquedirty_cache_state, shareddirty_cache_state</li>
<li style='border: none;'>    <b>associate_snoop_xact_for_coh_xact_from_acelite_master:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>coh_xact_ace_lite_snp_resp_ace_init_final_cache_state</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_lite_coherent_and_ace_snoop_response_association 

<p>
 Covergroup for all coherent transactions generated from ACE-Lite master and
 the correponding Snoop response from ACE-Masters for these coherent transactions.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there is atleast one ACE-Lite master
 in the system.
 It is constructed and sampled when interface_type is AXI_ACE and trans_master_ace_lite_coherent_and_ace_snoop_response_association_enable
 set to 1.

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_from_ace_lite: This coverpoint has bins corresponding to each of the valid coherent
 transactions from an ACE-Lite Master

<p>

</li><li>
 snp_resp_from_ace: This coverpoint has bins for all possible values of CRRESP[3:0] (Snoop response)
 that an ACE Master can send for each of the coherent transaction issued from ACE-Lite Master.
 Since this CG is applicable for only ACE master, it is required to check whether any coherent 
 transaction from ACE-Lite master resulted in this snoop response and subsequently hit bins of
 coverpoint cmds_from_ace_lite. System Monitor provides this information to
 Port Monitor.

<p>

</li><li>
 associate_snoop_xact_for_coh_xact_from_acelite_master: This coverpoint has bins corresponding to valid snoop transactions issued to ACE master for coherent xacts from ACE-Lite Master

</li><li>
 snoop_crresp_wu: This coverpoint has bins for all possible values of CRRESP[4] (WasUnique)

<p>

</li><li>
 ace_init_cache_state: This coverpoint has bins for valid initial cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 ace_final_cache_state: This coverpoint has bins for valid final cache states corresponding to
 snoops generated by ACE-Master.

</li></ul>


<p>
 Cross Coverpoints:

<p>

<ul><li>
 coh_xact_ace_lite_snp_resp_ace_init_final_cache_state: This is the
 cross-coverage between coh_xact_from_ace_lite,associate_snoop_xact_for_coh_xact_from_acelite_master, snp_resp_from_ace, snoop_crresp_wu, ace_init_cache_state
 and ace_final_cache_state.

</li></ul>
 

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_COHERANT_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_no_cached_copy_overlapping_coherent_xact">trans_master_ace_no_cached_copy_overlapping_coherent_xact</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_no_cached_copy_overlapping_coherent_xact_cp_ace_no_cached_copy_overlap_coh_xact'>ace_no_cached_copy_overlap_coh_xact</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_no_cached_copy_overlap_coh_xact:</b>overlap_readonce_readonce, overlap_writeunique_writeunique, overlap_writelineunique_writelineunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_no_cached_copy_overlapping_coherent_xact

<p>
 This Covergroup captures no cached copy for overlapping coherant transaction.
 It is constructed and sampled when interface_type is AXI_ACE and system_ace_no_cached_copy_overlapping_coherent_xact_enable
 set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 no_cached_copy_overlap_coh_xact: This coverpoint has following bins<br>
 overlap_readonce_readonce: This bin gets hit when two or more masters issue readonce coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writeunique_writeunique: This bin gets hit when two or more masters issue writeunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writelineunique_writelineunique: This bin gets hit when two or more masters issue writelineunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE / ACE_LITE masters needed for this covergroup

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_COHERANT_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_store_overlapping_coherent_xact">trans_master_ace_store_overlapping_coherent_xact</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_ace_store_overlapping_coherent_xact_cp_ace_store_overlap_coh_xact'>ace_store_overlap_coh_xact</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_store_overlap_coh_xact:</b>overlap_readunique_readunique, overlap_cleanunique_cleanunique, overlap_makeunique_makeunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_ace_store_overlapping_coherent_xact

<p>
 This Covergroup captures overlapped coherant transaction for readunique and cleanunique .
 It is constructed and sampled when interface_type is AXI_ACE ,interface_category is not AXI_WRITE_ONLY and
 system_ace_store_overlapping_coherent_xact_enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 store_overlap_coh_xact: This cover point has follwoing bins<br>
 overlap_readunique_readunique: This bin gets hit when two or more masters issue readunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_cleanunique_cleanunique: This bin gets hit when two or more masters issue cleanunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_makeunique_makeunique: This bin gets hit when two or more masters issue makeunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C4.10</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_COHERANT_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_coherent_unmatched_excl_access">trans_master_coherent_unmatched_excl_access</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_coherent_unmatched_excl_access_cp_unmatched_excl_access'>unmatched_excl_access</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>unmatched_excl_access:</b>unmatched_excl_store_access, unmatched_excl_load_access</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_coherent_unmatched_excl_access<br>

<p>
 This Covergroup captures coherant transactions for exclusive access.
 It is constructed when interface_type is AXI_ACE and exclusive_access_enable set to 1.

<p>
 Coverpoints: <br>

<ul><li>
 unmatched_excl_access: Captures exclusive load accesses which did not
 have a corresponding exclusive store access and exclusive store accesses
 which did not have a corresponding exclusive load access. The
 unmatched_excl_load_access is hit when a second exclusive load access to
 the same ID is received before an exclusive store to that ID. The
 unmatched_excl_store_access is hit when there is no prior exclusive load
 to an exclusive store (CLEANUNIQUE) transaction. 

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C9.6</td>
</tr>
<tr><td class="FixedMemberList" valign="center">AXI_PORT_MON_XACT_FLOW</td>
<td class="FixedMemberList" valign="center">AXI_PORT_MON_COHERANT_XACT_FLOW</td>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_concurrent_coherent_exclusive_access">trans_master_concurrent_coherent_exclusive_access</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_concurrent_coherent_exclusive_access_cp_num_coherent_exl_access'>num_coherent_exl_access</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>num_coherent_exl_access:</b>one_thread, more_than_one_thread</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_concurrent_coherent_exclusive_access<br>

<p>
 This Covergroup captures coherant transactions for exclusive access.
 It is constructed when interface_type is AXI_ACE and exclusive_access_enable set to 1.

<p>
 Coverpoints: <br>

<ul><li>
 num_coherent_exl_access: Number of concurrent coherent exclusive accesses on different IDs

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C9.6</td>
</tr>
</table>
<script language='javascript' type='text/javascript'>
var colFilters = {};colFilters['col_0'] = 'active_fltr';
colFilters['width_0'] = 0;
colFilters['col_1'] = 'active_fltr';
colFilters['width_1'] = 0;
colFilters['col_2'] = 'none';
colFilters['width_2'] = 0;
colFilters['col_3'] = 'none';
colFilters['width_3'] = 0;
colFilters['col_4'] = 'none';
colFilters['width_4'] = 0;
colFilters['col_5'] = 'hidden_col';
colFilters['width_5'] = 0;
colFilters['col_6'] = 'none';
colFilters['width_6'] = 0;
colFilters['row_index'] = 0;
filter_col_vals = {
    col_0: [
        'AXI_PORT_MON_XACT_FLOW',
        'AXI_PORT_MON_ATOMIC_XACT_FLOW',
        'AXI_PORT_MON_MASTER_TO_SLAVE_PATH`',
        'AXI_STREAM_PORT_MON_XACT_FLOW',
        'AXI_PORT_MON_VALID_READY_XACT_FLOW',
        'AXI_PORT_MON_DVM_OVERLAP',
        'AXI_PORT_MON_ACE_SNOOP_DVM_MODES',
        'AXI_PORT_MON_ACE_DVM_MODES',
        'AXI_PORT_MON_ATOMICTYPE_CACHE',
        'ACE_PORT_MON_AWDOMAIN_AWPROT',
        'ACE_PORT_MON_ARDOMAIN_ARPROT',
        'ACE_PORT_MON_AWPROT_AWBARRIER',
        'ACE_PORT_MON_ARPROT_ARBARRIER',
        'AXI_PORT_OUTSTANDING_XACT_MODIFIABLE',
        'AXI_PORT_MON_UNALIGNED_ADDRESS',
        'AXI_PORT_MON_SEQUENCE',
        'AXI_PORT_MON_ATOMICTYPE_RESP',
    ],
    col_1: [
        'AXI_PORT_MON_COHERANT_XACT_FLOW',
        'AXI_PORT_MON_DIRTYDATA_XACT_FLOW',
        'AXI_PORT_MON_WRITE_UNALIGNED_TRANSFER',
        'AXI_PORT_MON_READ_UNALIGNED_TRANSFER',
        'AXI_PORT_MON_WRITE_NARROW_TRANSFER',
        'AXI_PORT_MON_READ_NARROW_TRANSFER',
        'AXI_PORT_MON_ORDERING_XACT_FLOW',
        'AXI_PORT_MON_READRESP_XACT_FLOW',
        'AXI_PORT_MON_READCACHE_XACT_FLOW',
        'AXI_PORT_MON_WRITEDOMAINBARRIER_XACT_FLOW',
        'AXI_PORT_MON_SNOOPRESP_XACT_FLOW',
        'AXI_PORT_MON_SNOOP_XACT_FLOW',
        'AXI_PORT_MON_WRITEDOMAIN_XACT_FLOW',
        'AXI_PORT_MON_WRITECACHE_XACT_FLOW',
        'AXI_PORT_MON_WRITERESP_XACT_FLOW',
        'AXI_PORT_MON_WRITE_INTERLEAVING_DEPTH',
        'AXI_PORT_MON_OUTSTANDING_XACT_FLOW',
        'AXI_PORT_MON_READ_XACT_FLOW',
        'AXI_PORT_MON_WRITE_XACT_FLOW',
        'AXI_PORT_MON_ATOMIC_NONCOMP_FLOW',
        'AXI_PORT_MON_ATOMIC_COMP_FLOW',
        'AXI_PORT_MON_MASTER_TO_SLAVE_PATH_ACCESS_AXI4',
        'AXI_PORT_MON_MASTER_TO_SLAVE_PATH_ACCESS_ACE',
        'AXI_PORT_MON_DVM_OVERLAP_BVALID_BREADY_COVER_CRVALID_CRREADY',
        'AXI_PORT_MON_DVM_OVERLAP_RVALID_RREADY_COVER_CRVALID_CRREADY',
        'AXI_PORT_MON_DVM_OVERLAP_AWVALID_AWREADY_COVER_CRVALID_CRREADY',
        'AXI_PORT_MON_DVM_OVERLAP_ARVALID_ARREADY_COVER_CRVALID_CRREADY',
        'AXI_PORT_MON_DVM_OVERLAP_BVALID_BREADY_COVER_ACVALID_ACREADY_ACSNOOP',
        'AXI_PORT_MON_DVM_OVERLAP_RVALID_RREADY_COVER_ACVALID_ACREADY_ACSNOOP',
        'AXI_PORT_MON_DVM_OVERLAP_AWVALID_AWREADY_COVER_ACVALID_ACREADY_ACSNOOP',
        'AXI_PORT_MON_DVM_OVERLAP_ARVALID_ARREADY_COVER_ACVALID_ACREADY_ACSNOOP',
        'AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB39TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB43TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB47TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB55TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_TLBINVL_VIRT_MSB63TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_40',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_44',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_48',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_56',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_SECONDPART_64',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB39TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB43TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB47TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB55TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_FIRSTPART_MODES_MSB63TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB39TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB43TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB47TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB55TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_VIRT_MODES_MSB63TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB39TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB43TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB55TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB63TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_PHY_MODES_MSB47TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_MODES_MSB39TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_MODES_MSB43TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_MODES_MSB55TO16',
        'AXI_PORT_MON_ACE_SNOOP_DVM_MODES_MSB63TO16',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_40',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_44',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_48',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_56',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_SECONDPART_ADDR_64',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB39TO16',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB43TO16',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB47TO16',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB55TO16',
        'AXI_PORT_MON_ACE_DVM_FIRSTPART_ADDR_MSB63TO16',
        'AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB39TO16',
        'AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB43TO16',
        'AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB47TO16',
        'AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB55TO16',
        'AXI_PORT_MON_ACE_DVM_CACHE_VIRT_MSB63TO16',
        'AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB39TO16',
        'AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB43TO16',
        'AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB47TO16',
        'AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB55TO16',
        'AXI_PORT_MON_ACE_DVM_PHY_CACHE_VIRT_MSB63TO16',
        'AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB39TO16',
        'AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB43TO16',
        'AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB47TO16',
        'AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB55TO16',
        'AXI_PORT_MON_ACE_DVM_BRANCH_INVL_VIRT_MSB63TO16',
        'AXI_PORT_MON_ATOMICTYPE_AWCACHE_EXCLUSIVE_ACE',
        'AXI_PORT_MON_ATOMICTYPE_AWCACHE_NORMAL_ACE',
        'AXI_PORT_MON_ATOMICTYPE_AWCACHE_EXCLUSIVE_AXI3_AXI4',
        'AXI_PORT_MON_ATOMICTYPE_AWCACHE_LOCKED_AXI3',
        'AXI_PORT_MON_ATOMICTYPE_ARCACHE_EXCLUSIVE_ACE',
        'AXI_PORT_MON_ATOMICTYPE_ARCACHE_NORMAL_ACE',
        'AXI_PORT_MON_ATOMICTYPE_ARCACHE_EXCLUSIVE_AXI3_AXI4',
        'AXI_PORT_MON_ATOMICTYPE_ARCACHE_LOCKED_AXI3',
        'AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_128BIT',
        'AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_64BIT',
        'AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_32BIT',
        'AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_128BIT',
        'AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_64BIT',
        'AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_32BIT',
        'AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_128BIT',
        'AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_64BIT',
        'AXI_PORT_MON_AWCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_32BIT',
        'AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_128BIT',
        'AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_64BIT',
        'AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_ACE_32BIT',
        'AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_128BIT',
        'AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_64BIT',
        'AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI4_32BIT',
        'AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_128BIT',
        'AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_64BIT',
        'AXI_PORT_MON_ARCACHE_MODIFIABLE_UNALIGNED_TRANSFER_AXI3_32BIT',
        'AXI_PORT_MON_ATOMICTYPE_BRESP_LOCKED_EXCLUSIVE_AXI3_AXI4',
        'AXI_PORT_MON_ATOMICTYPE_BRESP_EXCLUSIVE_ACE',
        'AXI_PORT_MON_ATOMICTYPE_BRESP_NORMAL_ACE',
        'AXI_PORT_MON_ATOMICTYPE_BRESP_EXCLUSIVE_AXI4_LITE',
        'AXI_PORT_MON_ATOMICTYPE_BRESP_LOCKED',
        'AXI_PORT_MON_ATOMICTYPE_RRESP_EXCLUSIVE_ACE',
        'AXI_PORT_MON_ATOMICTYPE_RRESP_NORMAL_ACE',
        'AXI_PORT_MON_ATOMICTYPE_RRESP_EXCLUSIVE_AXI4_LITE',
        'AXI_PORT_MON_ATOMICTYPE_RRESP_EXCLUSIVE_AXI3_AXI4',
        'AXI_PORT_MON_ATOMICTYPE_RRESP_LOCKED',
    ],
}
setFilter('table_amba_svt', 1, colFilters, filter_col_vals);
</script>

<h3><a class="anchor" name ="item_amba_svt_unGrpCG"> Ungrouped Functional Covergroups for product: amba_svt </a></h3>
	<h3><div class="multiselect" >
		<div class="selectBox" onclick="showCheckboxes(1,'amba_svt_unGrpCG')">
			<select >
				<option>Show/Hide</option>
			</select>
			<div class="overSelect"></div>
		</div>
		<div id="checkboxes_amba_svt_unGrpCG" class="checkboxes">
			<label id="label_All_amba_svt_unGrpCG" for="All_amba_svt_unGrpCG">
			<input type="checkbox" id="All_amba_svt_unGrpCG" onclick="show_hide('All','amba_svt_unGrpCG')" />All</label>
			<label id="label_Covergroup_amba_svt_unGrpCG" for="Covergroup_amba_svt_unGrpCG">
			<input type="checkbox" id="Covergroup_amba_svt_unGrpCG" onclick="show_hide('Covergroup','amba_svt_unGrpCG')" checked/>Covergroup</label>
			<label id="label_Coverpoints_amba_svt_unGrpCG" for="Coverpoints_amba_svt_unGrpCG">
			<input type="checkbox" id="Coverpoints_amba_svt_unGrpCG" onclick="show_hide('Coverpoints','amba_svt_unGrpCG')" checked/>Coverpoints</label>
			<label id="label_Bins_amba_svt_unGrpCG" for="Bins_amba_svt_unGrpCG">
			<input type="checkbox" id="Bins_amba_svt_unGrpCG" onclick="show_hide('Bins','amba_svt_unGrpCG')" checked/>Bins</label>
			<label id="label_Cross Coverage_amba_svt_unGrpCG" for="Cross Coverage_amba_svt_unGrpCG">
			<input type="checkbox" id="Cross Coverage_amba_svt_unGrpCG" onclick="show_hide('Cross Coverage','amba_svt_unGrpCG')"/>Cross Coverage</label>
			<label id="label_Description_amba_svt_unGrpCG" for="Description_amba_svt_unGrpCG">
			<input type="checkbox" id="Description_amba_svt_unGrpCG" onclick="show_hide('Description','amba_svt_unGrpCG')" checked/>Description</label>
		</div>
	</div>
	</h3>
<script>
document.addEventListener('click',function(event){show_hide_autohide(event,'amba_svt_unGrpCG');}); 
window.addEventListener( "pageshow",function(event){show_hide_refresh(event,'amba_svt_unGrpCG');});
window.addEventListener('load', function(){saveDefaultHiddenCols('amba_svt_unGrpCG');});</script>
<table id="table_amba_svt_unGrpCG" class="clmdTable stickyHeaderTable coverageTable" cellpadding="2" cellspacing="0" width="100%"  border="1" style="table-layout: fixed;"> 
<thead><tr>
<th class="MemberListLeft" valign="bottom"> Covergroup </th>
<th class="MemberListLeft" valign="bottom"> Coverpoints </th>
<th class="MemberListLeft" valign="bottom"> Bins </th>
<th class="MemberListLeft" valign="bottom" style='display: none;'> Cross Coverage </th>
<th class="MemberListLeft" valign="bottom"> Description </th>
</tr>
</thead><tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_acaddr">signal_state_acaddr</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_acaddr_cp_acaddr_min_mid_max'>acaddr_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acaddr_min_mid_max:</b>acaddr_range_min, acaddr_range_mid, acaddr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">State covergroups for ACE snoop channel protocol signals </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awaddr">signal_state_awaddr</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awaddr_cp_awaddr_min_mid_max'>awaddr_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awaddr_min_mid_max:</b>awaddr_range_min, awaddr_range_mid, awaddr_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">State covergroups for common protocol signals among AXI3, AXI4, AXI4_Lite,
 ACE</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awlen">signal_state_awlen</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awlen_cp_awlen_min_mid_max'>awlen_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awlen_min_mid_max:</b>awlen_range_min, awlen_range_mid, awlen_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">State covergroups for common protocol signals among AXI3, AXI4, ACE</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awregion">signal_state_awregion</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awregion_cp_awregion_min_mid_max'>awregion_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awregion_min_mid_max:</b>awregion_range_min, awregion_range_mid, awregion_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">State covergroups for AXI4 and additional ACE read/write channel protocol signals</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tdata">signal_state_tdata</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_tdata_cp_tdata_min_mid_max'>tdata_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>tdata_min_mid_max:</b>tdata_range_min, tdata_range_mid, tdata_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">State coverage for STREAM protocol signals</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_wid">signal_state_wid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_wid_cp_wid_min_mid_max'>wid_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>wid_min_mid_max:</b>wid_range_min, wid_range_mid, wid_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">State covergroups for AXI3 protocol signals</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_barrier_response_with_outstanding_xacts">system_ace_barrier_response_with_outstanding_xacts</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_barrier_response_with_outstanding_xacts_cp_ace_completed_barrier_type'>ace_completed_barrier_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_completed_barrier_type:</b>outstanding_xacts_during_memory_barrier, outstanding_xacts_during_sync_barrier</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_barrier_response_with_outstanding_xacts

<p>
 Coverpoints:

<ul><li>
 ace_completed_barrier_type: This is covered when there are outstanding
 transactions in the queue of a master when the response to a barrier is
 received. There are multiple ways in which an interconnect can handle
 barriers. Some interconnects may send response to a barrier only after
 all outstanding transactions are complete. Others may forward
 the barrier downstream and wait for the response of the downstream
 barrier before responding to the original barrier. In such a case there
 could be outstanding transactions in the queue of the master when a
 barrier response is received. This coverpoint covers the latter behaviour.

<p>
 One or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.3 </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_coherent_and_snoop_association_recommended">system_ace_coherent_and_snoop_association_recommended</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_coherent_and_snoop_association_recommended_cp_ace_coh_and_snp_association'>ace_coh_and_snp_association</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_coh_and_snp_association:</b>readonce_coherent_to_readonce_snoop, readclean_coherent_to_readclean_snoop, readnotshareddirty_coherent_to_readnotshareddirty_snoop, readshared_coherent_to_readshared_snoop, readunique_coherent_to_readunique_snoop, cleanunique_coherent_to_cleaninvalid_snoop, makeunique_coherent_to_makeinvalid_snoop, cleansharedpersist_coherent_to_cleanshared_snoop, cleanshared_coherent_to_cleanshared_snoop, cleaninvalid_coherent_to_cleaninvalid_snoop, makeinvalid_coherent_to_makeinvalid_snoop, writeunique_coherent_to_cleaninvalid_snoop, writelineunique_coherent_to_makeinvalid_snoop</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_coherent_and_snoop_association_recommended 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_coherent_and_snoop_association_recommended_and_optional">system_ace_coherent_and_snoop_association_recommended_and_optional</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_coherent_and_snoop_association_recommended_and_optional_cp_ace_coh_and_snp_association'>ace_coh_and_snp_association</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_coh_and_snp_association:</b>readonce_coherent_to_readonce_snoop, readonce_coherent_to_readclean_snoop, readonce_coherent_to_readnotshareddirty_snoop, readonce_coherent_to_readshared_snoop, readonce_coherent_to_readunique_snoop, readonce_coherent_to_cleaninvalid_snoop, readonce_coherent_to_cleanshared_snoop, readclean_coherent_to_readclean_snoop, readclean_coherent_to_readnotshareddirty_snoop, readclean_coherent_to_readshared_snoop, readclean_coherent_to_readunique_snoop, readclean_coherent_to_cleaninvalid_snoop, readnotshareddirty_coherent_to_readclean_snoop, readnotshareddirty_coherent_to_readnotshareddirty_snoop, readnotshareddirty_coherent_to_readshared_snoop, readnotshareddirty_coherent_to_readunique_snoop, readnotshareddirty_coherent_to_cleaninvalid_snoop, readshared_coherent_to_readclean_snoop, readshared_coherent_to_readnotshareddirty_snoop, readshared_coherent_to_readshared_snoop, readshared_coherent_to_readunique_snoop, readshared_coherent_to_cleaninvalid_snoop, readunique_coherent_to_readunique_snoop, readunique_coherent_to_cleaninvalid_snoop, cleanunique_coherent_to_readunique_snoop, cleanunique_coherent_to_cleaninvalid_snoop, makeunique_coherent_to_readunique_snoop, makeunique_coherent_to_cleaninvalid_snoop, makeunique_coherent_to_makeinvalid_snoop, cleansharedpersist_coherent_to_readunique_snoop, cleansharedpersist_coherent_to_cleaninvalid_snoop, cleansharedpersist_coherent_to_cleanshared_snoop, cleanshared_coherent_to_readunique_snoop, cleanshared_coherent_to_cleaninvalid_snoop, cleanshared_coherent_to_cleanshared_snoop, cleaninvalid_coherent_to_readunique_snoop, cleaninvalid_coherent_to_cleaninvalid_snoop, makeinvalid_coherent_to_readunique_snoop, makeinvalid_coherent_to_cleaninvalid_snoop, makeinvalid_coherent_to_makeinvalid_snoop, writeunique_coherent_to_readunique_snoop, writeunique_coherent_to_cleaninvalid_snoop, writelineunique_coherent_to_readunique_snoop, writelineunique_coherent_to_cleaninvalid_snoop, writelineunique_coherent_to_makeinvalid_snoop</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_coherent_and_snoop_association_recommended_and_optional 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 and optional snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_concurrent_overlapping_coherent_xacts">system_ace_concurrent_overlapping_coherent_xacts</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_concurrent_overlapping_coherent_xacts_cp_coherent_xact_on_ace_master_port'>coherent_xact_on_ace_master_port</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_concurrent_overlapping_coherent_xacts_cp_coherent_xact_on_other_ace_master_port_in_system'>coherent_xact_on_other_ace_master_port_in_system</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_xact_on_ace_master_port:</b>coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleansharedpersist_xact, coherent_cleanshared_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>coherent_xact_on_other_ace_master_port_in_system:</b>coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleansharedpersist_xact, coherent_cleanshared_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ace_concurrent_overlapping</li>
</ul></td><td class="FixedMemberList" valign="center">Covergroup: system_ace_concurrent_overlapping_coherent_xacts
 The covergroup system_ace_concurrent_overlapping_coherent_xacts covers coherent transactions initiated from different ACE masters concurrently on the same address.
 The covergroup needs atlease two ACE masters to be present in the system.
 Coverpoints:

<p>

<ul><li>
 coherent_xact_on_ace_master_port: This coverpoint covers <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transaction . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li><li>
 coherent_xact_on_other_ace_master_port_in_system : This coverpoint covers <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transactions . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_concurrent_readunique_cleanunique">system_ace_concurrent_readunique_cleanunique</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_concurrent_readunique_cleanunique_cp_ace_concurrent_readunique_cleanunique'>ace_concurrent_readunique_cleanunique</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_concurrent_readunique_cleanunique:</b>readunique_readunique, readunique_cleanunique, cleanunique_cleannique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_concurrent_readunique_cleanunique

<p>
 Coverpoints:

<p>

<ul><li>
 ace_concurrent_readunique_cleanunique: This is covered when multiple ACE masters
 concurrently(that are simultaneously active) initiate ReadUnique or CleanUnique transactions.

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4 </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_cross_cache_line_dirty_data_write">system_ace_cross_cache_line_dirty_data_write</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_cross_cache_line_dirty_data_write_cp_ace_cross_cache_line_dirty_data_write'>ace_cross_cache_line_dirty_data_write</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_cross_cache_line_dirty_data_write_cp_ace_snoop_returns_data'>ace_snoop_returns_data</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_cross_cache_line_dirty_data_write_cp_wstrb_of_dirty_data'>wstrb_of_dirty_data</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_cross_cache_line_dirty_data_write:</b>readonce_cross_cache_line_dirty_data_write, writeunique_cross_cache_line_dirty_data_write</li>
<li style='border: none;'>    <b>ace_snoop_returns_data:</b>only_one_snoop_returns_data</li>
<li style='border: none;'>    <b>wstrb_of_dirty_data:</b>partial_cacheline_wstrb, full_cacheline_wstrb</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_cross_cache_line_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 ace_snoop_returns_data : This is covered only when one snoop returns a dirty data.

</li><li>
 wstrb_of_dirty_data : This will indicate whether the wstrb value of
 the dirty data is full cacheline or partial cacheline.

</li><li>
 ace_cross_cache_line_dirty_data_write: This is covered under the following
 conditions:

<ul><li>
 The interconnect may need to snoop multiple cachelines for a
 WRITEUNIQUE or READONCE transaction because it spans multiple cache
 lines.

</li><li>
 Atleast one or more snoop transactions return dirty data.

</li><li>
 The interconnect writes the dirty data of the snoop transactions to slave.
 One or more ACE masters needed for this covergroup

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_dirty_data_write">system_ace_dirty_data_write</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_dirty_data_write_cp_ace_dirty_data_write'>ace_dirty_data_write</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_dirty_data_write_cp_ace_snoop_returns_data'>ace_snoop_returns_data</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_dirty_data_write:</b>readonce_dirty_data_write, readclean_dirty_data_write, readnotshreaddirty_dirty_data_write, cleaninvalid_dirty_data_write, coherent_cleansharedpersist_xact, cleanshared_dirty_data_write, cleanunique_dirty_data_write, writeunique_dirty_data_write</li>
<li style='border: none;'>    <b>ace_snoop_returns_data:</b>only_one_snoop_returns_data</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 master_xact_of_ic_dirty_data_write: This is covered when the interconnect issues a write
 to the slave because dirty data was returned by one of the snoop responses and that
 dirty data could not be returned to the master that initiated the original transaction 

<p>

</li><li>
 ace_snoop_returns_data : This is covered only when one snoop returns a dirty data.
 One or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_no_cached_copy_overlapping_coherent_xact">system_ace_no_cached_copy_overlapping_coherent_xact</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_no_cached_copy_overlapping_coherent_xact_cp_ace_no_cached_copy_overlap_coh_xact'>ace_no_cached_copy_overlap_coh_xact</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_no_cached_copy_overlap_coh_xact:</b>overlap_readonce_readonce, overlap_writeunique_writeunique, overlap_writelineunique_writelineunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_no_cached_copy_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 no_cached_copy_overlap_coh_xact: This coverpoint has following bins<br>
 overlap_readonce_readonce: This bin gets hit when two or more masters issue readonce coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writeunique_writeunique: This bin gets hit when two or more masters issue writeunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writelineunique_writelineunique: This bin gets hit when two or more masters issue writelineunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE / ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_snoop_and_memory_returns_data">system_ace_snoop_and_memory_returns_data</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_snoop_and_memory_returns_data_cp_ace_snoop_and_memory_data_timing'>ace_snoop_and_memory_data_timing</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_snoop_and_memory_returns_data_cp_ace_snoop_and_memory_returns_data_xact_type'>ace_snoop_and_memory_returns_data_xact_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_snoop_and_memory_data_timing:</b>snoop_data_before_memory_data, snoop_data_along_with_memory_data, snoop_data_after_memory_data, snoop_returns_data_and_memory_not_returns_data</li>
<li style='border: none;'>    <b>ace_snoop_and_memory_returns_data_xact_type:</b>readonce_snoop_and_memory_returns_data, readclean_snoop_and_memory_returns_data, readnotshreaddirty_snoop_and_memory_returns_data, readunique_snoop_and_memory_returns_data, readshared_snoop_and_memory_returns_data</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>snoop_memory_timing_and_xact_cross</li>
</ul></td><td class="FixedMemberList" valign="center">Covergroup: system_ace_snoop_and_memory_returns_data

<p>
 Coverpoints:

<p>

<ul><li>
 ace_snoop_and_memory_read_timing: This cover point covers possible
 relative timings of snoop generation by the interconnect with respect to
 receiving speculative read data by the interconnect and bin snoop_returns_data_and_memory_not_returns_data 
 covers if a transaction is found with snoop data transfer and without associated slave transaction. The 
 various timings covered are:

<ul><li>
 snoop issued before the first read data beat is received through speculative read transaction

</li><li>
 snoop issued after the last beat of read data is received through speculative read transaction

</li><li>
 snoop issued while the read data is being received through speculative read transaction

</li></ul>


</li><li>
 ace_snoop_and_memory_returns_data_xact_type: Covers the various coherent
 transaction types for which speculative read was issued. The transaction
 types covered are READONCE, READCLEAN READNOSHAREDDIRTY, READUNIQUE and
 READSHARED transactions

<p>
 At least two ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_store_overlapping_coherent_xact">system_ace_store_overlapping_coherent_xact</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_store_overlapping_coherent_xact_cp_ace_store_overlap_coh_xact'>ace_store_overlap_coh_xact</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_store_overlap_coh_xact:</b>overlap_readunique_readunique, overlap_cleanunique_cleanunique, overlap_makeunique_makeunique</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_store_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 store_overlap_coh_xact: This cover point has follwoing bins<br>
 overlap_readunique_readunique: This bin gets hit when two or more masters issue readunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_cleanunique_cleanunique: This bin gets hit when two or more masters issue cleanunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_makeunique_makeunique: This bin gets hit when two or more masters issue makeunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C4.10</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_valid_read_channel_valid_overlap">system_ace_valid_read_channel_valid_overlap</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_valid_read_channel_valid_overlap_cp_arvalid'>arvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_valid_read_channel_valid_overlap_cp_arready_val_0'>arready_val_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_valid_read_channel_valid_overlap_cp_acvalid_val_0'>acvalid_val_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_valid_read_channel_valid_overlap_cp_acready'>acready</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arvalid:</b>arvalid_val</li>
<li style='border: none;'>    <b>arready_val_0:</b>arready_0</li>
<li style='border: none;'>    <b>acvalid_val_0:</b>acvalid_0</li>
<li style='border: none;'>    <b>acready:</b>acready_val_1, acready_val_0</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_arvalid_arready_acvalid_acready_corss</li>
</ul></td><td class="FixedMemberList" valign="center">Covergroup: system_ace_valid_read_channel_valid_overlap

<p>
 This covergroup is cross coverage of read address and snoop channel whenever ARVALID is 1, ARREADY is 0,
 read outstanding is reached, ACVALID=0 and ACREADY=1

<p>
 Coverpoints:

<ul><li>
 arvalid : Captures ARVALID ==1

</li><li>
 arready_val_0 : Captures ARREADY == 0

</li><li>
 acvalid_val_0 : Captures ACVALID =0

</li><li>
 acready : Captures ACREADY=1 

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 overlap_arvalid_arready_acvalid_acready_corss : Crosses coverpoints arvalid arready_val_0 acvalid_val_0 acready

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_valid_write_channel_valid_overlap">system_ace_valid_write_channel_valid_overlap</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_valid_write_channel_valid_overlap_cp_awvalid'>awvalid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_valid_write_channel_valid_overlap_cp_awready_val_0'>awready_val_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_valid_write_channel_valid_overlap_cp_acvalid_val_0'>acvalid_val_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_valid_write_channel_valid_overlap_cp_acready'>acready</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awvalid:</b>awvalid_val</li>
<li style='border: none;'>    <b>awready_val_0:</b>awready_0</li>
<li style='border: none;'>    <b>acvalid_val_0:</b>acvalid_0</li>
<li style='border: none;'>    <b>acready:</b>acready_val_1, acready_val_0</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>overlap_awvalid_awready_acvalid_acready_corss</li>
</ul></td><td class="FixedMemberList" valign="center">Covergroup: system_ace_valid_write_channel_valid_overlap

<p>
 This covergroup is cross coverage of write address and snoop channel whenever AWVALID is 1, AWREADY is 0,
 read outstanding is reached, ACVALID=0 and ACREADY=1

<p>
 Coverpoints:

<ul><li>
 awvalid : Captures AWVALID ==1

</li><li>
 awready_val_0 : Captures AWREADY == 0

</li><li>
 acvalid_val_0 : Captures ACVALID =0

</li><li>
 acready : Captures ACREADY=1

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 overlap_awvalid_awready_acvalid_acready_corss : Crosses coverpoints awvalid awready_val_0 acvalid_val_0 acready

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_write_during_speculative_fetch">system_ace_write_during_speculative_fetch</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_write_during_speculative_fetch_cp_ace_write_during_speculative_fetch'>ace_write_during_speculative_fetch</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_write_during_speculative_fetch:</b>overlapping_write_during_readonce, overlapping_write_during_readclean, overlapping_write_during_readnotshareddirty, overlapping_write_during_readunique, overlapping_write_during_readshared</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_write_during_speculative_fetch

<p>
 Coverpoints:

<p>

<ul><li>
 ace_write_during_speculative_fetch: This cover point covers the following condition: 
 A master issues a read transaction. This results in interconnect
 generating snoop transactions towards other masters within the domain.
 The interconnect also generates speculative read transaction for this
 location. Speculative transaction returns data while the snoop
 transactions do not return data. The snoop transactions may not return
 data, either because there is no entry in the snooped masters' caches or
 a WRITEBACK/WRITECLEAN of dirty data is in progress. The interconnect now
 detects that a write transaction (the WRITEBACK/WRITECLEAN which is in
 progress) is received for the same address for which it did a speculative
 fetch. In such situation, interconnect performs another read from main
 memory, as originally received data from speculative read is now stale

<p>
 At least two ACE master needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_xacts_with_high_priority_from_other_master_during_barrier">system_ace_xacts_with_high_priority_from_other_master_during_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_ace_xacts_with_high_priority_from_other_master_during_barrier_cp_ace_xacts_with_high_priority_from_other_master_during_barrier'>ace_xacts_with_high_priority_from_other_master_during_barrier</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ace_xacts_with_high_priority_from_other_master_during_barrier:</b>xacts_from_other_master_during_barrier</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_ace_xacts_with_high_priority_from_other_master_during_barrier

<p>
 Coverpoints:

<ul><li>
 ace_xacts_with_high_priority_from_other_master_during_barrier: 
 This cover point covers the following condition: When the interconnect
 receives barrier from a master, then all other transactions launched by
 other masters in that domain may be stalled. This cover point covers
 condition where master issues transactions with non-zero QOS value. Then
 another master issues a barrier transaction within the same domain.

<p>
 Two or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.1 </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_axi_master_to_slave_access">system_axi_master_to_slave_access</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_axi_master_to_slave_access_cp_axi_master_to_slave_access'>axi_master_to_slave_access</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_master_to_slave_access:</b>master_to_slave_pair_id</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_axi_master_to_slave_access

<p>
 Coverpoints:

<p>

<ul><li>
 provides coverage for master to slave accessibility. It tries to measure
 whether each axi master read from or write into every connected axi slaves
 in the system or not. This is captured as a unique master-slave access pair-id
 i.e. each master and slave pair is given an unique id represented as an 
 individual coverage bin. Following example describes how this pair-id can be
 decoded to which {master, slave} pair it belongs to, is given below.

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br> 
 Total possible unique values of master_slave_pair_id {0..5} <br>
 <b> master_id = INT(master_slave_pair_id / num_slaves) [integer quotient] </b> <br>
 <b> slave_id = (master_slave_pair_id % num_slaves) </b> <br>
 If coverage report shows id as 3 then master_id = INT(3/2) = 1, slave_id = (3%2) = 1 <br>
 So, the master-slave access pair, this particular bin has covered, is {master-1, slave-1} <br>

<p>

</li><li>
 master_to_slave_pair_id: Captures each master to slave access pair id value
 Ignore Bins : depending on the nature of system, user may not be interested in some
 master-slave pair accesses. User can do this in following two ways:

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br>
 Total possible unique values of master_slave_pair_id {0..5} <br>
 Master-Slave pairs to be ignored are {1,3,4} <br>

<p>

</li><li>
 User can do this in following two ways:

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 User can just define following callback hook to include the master-slave pair id values which should be ignored. <br>
 `define IGNORE_BINS_CG_system_axi_master_to_slave_access_CP_master_to_slave_pair_id ignore_bins <bin_name> = {1,[3:4]}; <br>
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction for this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_axi_master_to_slave_access_range">system_axi_master_to_slave_access_range</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_axi_master_to_slave_access_range_cp_axi_master_to_slave_access'>axi_master_to_slave_access</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_master_to_slave_access:</b>master_to_slave_pair_id_0, master_to_slave_pair_id_1, master_to_slave_pair_id_2, master_to_slave_pair_id_3, master_to_slave_pair_id_4, master_to_slave_pair_id_5, master_to_slave_pair_id_6</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Covergroup: system_axi_master_to_slave_access_range

<p>
 Coverpoints:

<p>

<ul><li>
 provides coverage for master to slave accessibility. It tries to measure
 whether each axi master read from or write into every connected axi slaves
 in the system or not. This is captured as a unique master-slave access pair-id
 i.e. each master and slave pair is given an unique id represented as an 
 individual coverage bin. Following example describes how this pair-id can be
 decoded to which {master, slave} pair it belongs to, is given below.

<p>
 (num_master*num_slave)/6 should not be equal to zero are needed for this covergroup 

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br> 
 Total possible unique values of master_slave_pair_id {0..5} <br>
 <b> master_id = INT(master_slave_pair_id / num_slaves) [integer quotient] </b> <br>
 <b> slave_id = (master_slave_pair_id % num_slaves) </b> <br>
 If coverage report shows id as 3 then master_id = INT(3/2) = 1, slave_id = (3%2) = 1 <br>
 So, the master-slave access pair, this particular bin has covered, is {master-1, slave-1} <br>

<p>

</li><li>
 master_to_slave_pair_id: Captures each master to slave access pair id value
 Ignore Bins : depending on the nature of system, user may not be interested in some
 master-slave pair accesses. User can do this in following two ways:

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br>
 Total possible unique values of master_slave_pair_id {0..5} <br>
 Master-Slave pairs to be ignored are {1,3,4} <br>

<p>

</li><li>
 User can do this in following two ways:

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 User can just define following callback hook to include the master-slave pair id values which should be ignored. <br>
 `define IGNORE_BINS_CG_system_axi_master_to_slave_access_CP_master_to_slave_pair_id ignore_bins <bin_name> = {1,[3:4]}; <br>
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction for this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./others/class_svt_axi_cov.html#item_trans_ace_barrier_pair_sequence">trans_ace_barrier_pair_sequence</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./others/class_svt_axi_cov.html#cg_trans_ace_barrier_pair_sequence_cp_barrier_pair_sequence'>barrier_pair_sequence</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>barrier_pair_sequence:</b>barrier_pair_rd_after_wr_seq, barrier_pair_wr_after_rd_seq, barrier_pair_simultaneous_rd_wr_seq</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Coverage group for covering the order of read and write barrier transactions within a barrier pair<br>
 Bins:<br>
 barrier_pair_rd_after_wr_seq - Read barrier transaction occurs after write barrier transaction<br> 
 barrier_pair_wr_after_rd_seq - Write barrier transaction occurs after read barrier transaction<br> 
 barrier_pair_simultaneous_rd_wr_seq - Read barrier and write barrier transactions occurs at same clock
 This covergroup is applicable only for
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> set to AXI_ACE/ACE_LITE.</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate">trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact, snoop_dvmcomplete_xact, snoop_dvmmessage_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate

<p>
 This covergroup captures snoop_xact_type, snoop initial and final cache line state for snoop
 based transaction.
 This covergroup will be created when there are more than 2 ACE-masters in the system.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 snoop_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate_one_ace_acelite">trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate_one_ace_acelite_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate_one_ace_acelite_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact, snoop_dvmcomplete_xact, snoop_dvmmessage_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_dvm_set_cacheinitialstate_cachefinalstate_one_ace_acelite

<p>
 This covergroup captures snoop_xact_type, snoop initial and final cache line state for snoop
 based transaction.
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1. 

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 snoop_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate">trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_readshared_xact, snoop_readclean_xact, snoop_readnotshareddirty_xact, snoop_readunique_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate

<p>
 This covergroup captures snoop_xact_type, snoop initial and final cache line state for snoop
 based transaction.
 This covergroup will be created when there are more than two ACE-masters in the system.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0. 

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 snoop_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate_one_ace_acelite">trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate_one_ace_acelite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate_one_ace_acelite_cp_snoop_xact_type'>snoop_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate_one_ace_acelite_cp_initial_cache_line_state'>initial_cache_line_state</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate_one_ace_acelite_cp_final_cache_line_state'>final_cache_line_state</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>snoop_xact_type:</b>snoop_readonce_xact, snoop_cleanshared_xact, snoop_cleaninvalid_xact, snoop_makeinvalid_xact</li>
<li style='border: none;'>    <b>initial_cache_line_state:</b>initial_state_invalid, initial_state_uniqueclean, initial_state_uniquedirty, initial_state_sharedclean, initial_state_shareddirty</li>
<li style='border: none;'>    <b>final_cache_line_state:</b>final_state_invalid, final_state_uniqueclean, final_state_uniquedirty, final_state_sharedclean, final_state_shareddirty</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>acsnoop_cacheinitialstate_cachefinalstate</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_acsnoop_dvm_unset_cacheinitialstate_cachefinalstate_one_ace_acelite

<p>
 This covergroup captures snoop_xact_type, snoop initial and final cache line state for snoop
 based transaction.
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is !ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 0 with 
 <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_system_configuration.html#item_passive_cache_monitor_enable">passive_cache_monitor_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0. 

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 acsnoop_cacheinitialstate_cachefinalstate : Crosses coverpoints
 snoop_xact_type and initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_ardomain_arbarrier_memory_sync">trans_cross_ace_ardomain_arbarrier_memory_sync</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_memory_sync_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_memory_sync_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_memory_sync_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_memory, barrier_normal_ignore, barrier_synchronization</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ardomain_arbarrier_memory_sync</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_ardomain_arbarrier_memory_sync

<p>
 This Covergroup captures barrier_type and domain_type for read transaction.
 It is constructed and sampled when trans_cross_ace_ardomain_arbarrier_memory_sync_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 arbarrier_ardomain : Crosses cover points
 read transaction of certain barrier_type MEMORY_BARRIER & SYNC_BARRIER with ardomain
 As barrier types are memory & sync therefore, ignoring bins intersect with NORMAL_ACCESS_RESPECT_BARRIER & NORMAL_ACCESS_IGNORE_BARRIER
 and ignoring all other non-readbarrier bins.

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_set">trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_set_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_set_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmmessage_xact, coherent_dvmcomplete_xact, coherent_readbarrier_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ardomain_arbarrier_respect_ignore</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_set

<p>
 This covergroup captures barrier_type and domain_type for read transaction.
 It is constructed and sampled when
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_enable">trans_cross_ace_ardomain_arbarrier_respect_ignore_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 barrier_type : Captures non read barrier (all other coherent transactions)
 as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arbarrier_ardomain : Crosses coverpoints read transaction of certain barrier_type 
 NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with ardomain

</li><li>
 As barrier type with respect & ignore barriers are normal coherent access therefore, 
 ignoring bins are READBARRIER with Memory & Sync

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_unset">trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_unset_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_unset_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ardomain_arbarrier_respect_ignore</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_ardomain_arbarrier_respect_ignore_ace_lite_dvm_unset

<p>
 This covergroup captures barrier_type and domain_type for read transaction.
 It is constructed and sampled when
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_enable">trans_cross_ace_ardomain_arbarrier_respect_ignore_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 barrier_type : Captures non read barrier (all other coherent transactions)
 as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arbarrier_ardomain : Crosses coverpoints read transaction of certain barrier_type
 NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with ardomain

</li><li>
 As barrier type with respect & ignore barriers are normal coherent access therefore,
 ignoring bins are READBARRIER with Memory & Sync

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_set">trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_set</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_set_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_set_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_set_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact, coherent_dvmcomplete_xact, coherent_dvmmessage_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ardomain_arbarrier_respect_ignore</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_set

<p>
 This covergroup captures barrier_type and domain_type for read transaction.
 It is constructed and sampled when
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_enable">trans_cross_ace_ardomain_arbarrier_respect_ignore_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 barrier_type : Captures non read barrier (all other coherent transactions) 
 as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arbarrier_ardomain : Crosses cove points read transaction of certain barrier_type
 NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with ardomain

</li><li>
 As barrier type with respect & ignore barriers are normal coherent access therefore, 
 ignoring bins are READBARRIER with Memory & Sync

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_unset">trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_unset</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_unset_cp_coherent_read_xact_type'>coherent_read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_unset_cp_barrier_type'>barrier_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_unset_cp_domain_type'>domain_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_read_xact_type:</b>coherent_readnosnoop_xact, coherent_readonce_xact, coherent_readshared_xact, coherent_readclean_xact, coherent_readnotshareddirty_xact, coherent_readunique_xact, coherent_cleanunique_xact, coherent_makeunique_xact, coherent_cleanshared_xact, coherent_cleansharedpersist_xact, coherent_cleaninvalid_xact, coherent_makeinvalid_xact</li>
<li style='border: none;'>    <b>barrier_type:</b>barrier_normal_respect, barrier_normal_ignore</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>ardomain_arbarrier_respect_ignore</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_ardomain_arbarrier_respect_ignore_dvm_unset

<p>
 This covergroup captures barrier_type and domain_type for read transaction.
 It is constructed and sampled when
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_enable">trans_cross_ace_ardomain_arbarrier_respect_ignore_enable</a> = 1 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 barrier_type : Captures non read barrier (all other coherent transactions) 
 as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 arbarrier_ardomain : Crosses coverpoints read transaction of certain barrier_type 
 NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with ardomain

</li><li>
 As barrier type with respect & ignore barriers are normal coherent access therefore, 
 ignoring bins are READBARRIER with Memory & Sync

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_barrier">trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_barrier_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_barrier_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_barrier_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_barrier

<p>
 This Covergroup captures coherant write xact_type,domain and cache type for write transaction.
 It is constructed and sampled when interface_type is ACE_LITE ,trans_cross_ace_awsnoop_awdomain_awcache_enable &
 barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type 

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_awcache : Crosses cover points
 coherent_write_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_no_barrier">trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_no_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_no_barrier_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_no_barrier_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_no_barrier_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_awdomain_awcache_ace_lite_no_barrier

<p>
 This Covergroup captures coherant write xact_type,domain and cache type for write transaction.
 It is constructed and sampled when interface_type is ACE_LITE & trans_cross_ace_awsnoop_awdomain_awcache_enable,
 barrier_enable & writeevict_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type 

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_awcache : Crosses cover points
 coherent_write_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_no_writeevict">trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_no_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_no_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_no_writeevict_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_no_writeevict_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_no_writeevict

<p>
 This Covergroup captures coherant write xact_type,domain and cache type for write transaction.
 It is constructed and sampled when trans_cross_ace_awsnoop_awdomain_awcache_enable & barrier_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type 

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_awcache : Crosses cover points
 coherent_write_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_writeevict">trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_writeevict_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_writeevict_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writebarrier_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_barrier_writeevict

<p>
 This Covergroup captures coherant write xact_type,domain and cache type for write transaction.
 It is constructed and sampled when trans_cross_ace_awsnoop_awdomain_awcache_enable,barrier_enable & writeevict_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type 

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_awcache : Crosses cover points
 coherent_write_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_no_writeevict">trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_no_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_no_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_no_writeevict_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_no_writeevict_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_no_writeevict

<p>
 This Covergroup captures coherant write xact_type,domain and cache type for write transaction.
 It is constructed and sampled when trans_cross_ace_awsnoop_awdomain_awcache_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type 

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_awcache : Crosses cover points
 coherent_write_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_writeevict">trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_writeevict</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_writeevict_cp_coherent_write_xact_type'>coherent_write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_writeevict_cp_domain_type'>domain_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_writeevict_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_write_xact_type:</b>coherent_writenosnoop_xact, coherent_writeunique_xact, coherent_writelineunique_xact, coherent_writeclean_xact, coherent_writeback_xact, coherent_evict_xact, coherent_writeevict_xact</li>
<li style='border: none;'>    <b>domain_type:</b>domain_non_shareable, domain_inner_shareable, domain_outer_shareable, domain_system_shareable</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>awsnoop_awdomain_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup:trans_cross_ace_awsnoop_awdomain_awcache_not_ace_lite_no_barrier_writeevict

<p>
 This Covergroup captures coherant write xact_type,domain and cache type for write transaction.
 It is constructed and sampled when trans_cross_ace_awsnoop_awdomain_awcache_enable is set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type 

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_awcache : Crosses cover points
 coherent_write_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_32">trans_cross_ace_dvm_firstpart_secondpart_addr_range_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_32_cp_araddr_dvm_firstpart_va_or_vmid'>araddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_32_cp_araddr_dvm_firsrpart_va_or_asid'>araddr_dvm_firsrpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_dvm_firstpart_secondpart_addr_range_32_cp_araddr_dvm_secondpart_32'>araddr_dvm_secondpart_32</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_firsrpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>araddr_dvm_secondpart_32:</b>dvm_araddr_secondpart_range_1, dvm_araddr_secondpart_range_2, dvm_araddr_secondpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_firstpart_secondpart_addr_range_32</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_32

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32],
 ARADDR[31:16] and SecondPart of DVM on ARADDR[39:4].
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a> is AXI_MASTER
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a> is !AXI_WRITE_ONLY
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_addr_6_bit_flag">cov_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 32.

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_secondpart_32 : Captures SecondPart of DVM of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_firstpart_secondpart_addr_range_32 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid 
 and araddr_dvm_firsrpart_va_or_asid and araddr_dvm_secondpart_32

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_acdvm_message_type'>acdvm_message_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_acdvm_hypervisor_type'>acdvm_hypervisor_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_acdvm_security_type'>acdvm_security_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_acdvm_addr_mode_bits'>acdvm_addr_mode_bits</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_acaddr_dvm_firstpart_va_or_vmid'>acaddr_dvm_firstpart_va_or_vmid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_acaddr_dvm_firstpart_va_or_asid'>acaddr_dvm_firstpart_va_or_asid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16_cp_acaddr_dvm_msb47to32_firstpart'>acaddr_dvm_msb47to32_firstpart</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acdvm_message_type:</b>message_tlb_invalidate</li>
<li style='border: none;'>    <b>acdvm_hypervisor_type:</b>all_guest_os, hypervisor_and_all_guest_os, hypervisor, el</li>
<li style='border: none;'>    <b>acdvm_security_type:</b>no_secure, secure, secure_and_no_secure</li>
<li style='border: none;'>    <b>acdvm_addr_mode_bits:</b>invl_all_guestOS_stage1_invl_only, invl_all_guestOS_stage1_stage2, invl_by_va_guestOS, invl_by_va_guestOS_leaf_entry_only, invl_by_asid_guestOS, invl_by_asid_va_guestOS, invl_by_asid_va_guestOS_leaf_entry_only, invl_by_ipa_guestOS, invl_by_ipa_guestOS_leaf_entry_only</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_vmid:</b>dvm_araddr_bits_31to24_range_1, dvm_araddr_bits_31to24_range_2, dvm_araddr_bits_31to24_range_3, dvm_araddr_bits_31to24_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_firstpart_va_or_asid:</b>dvm_araddr_bits_23to16_range_1, dvm_araddr_bits_23to16_range_2, dvm_araddr_bits_23to16_range_3, dvm_araddr_bits_23to16_range_4</li>
<li style='border: none;'>    <b>acaddr_dvm_msb47to32_firstpart:</b>dvm_araddr_firstpart_range_1, dvm_araddr_firstpart_range_2, dvm_araddr_firstpart_range_3</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>dvm_snoop_tlbinvl_modes_virtaddr_msb47to16</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,
 invalidate address modes and virtual address range.
 The virtual address width is 32 bits.
 It is constructed and sampled when 
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI_ACE or ACE_LITE
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1
 <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_snoop_addr_6_bit_flag">cov_snoop_addr_6_bit_flag</a> = 1
 <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = 48.

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid : Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid : Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 dvm_snoop_tlbinvl_modes_virtaddr_msb47to16 : Crosses coverpoints acdvm_message_type and acdvm_hypervisor_type and 
 acdvm_security_type and acdvm_addr_mode_bits and acaddr_dvm_firstpart_va_or_vmid and acaddr_dvm_firstpart_va_or_asid
 and acaddr_dvm_msb47to32_firstpart

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_atomic_noncomp_rresp_burst_length">trans_cross_atomic_noncomp_rresp_burst_length</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_rresp_burst_length_cp_atomic_noncomp_xact_type'>atomic_noncomp_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_rresp_burst_length_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_rresp_burst_length_cp_rresp'>rresp</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_atomic_noncomp_rresp_burst_length_cp_atomic_noncomp_op_type'>atomic_noncomp_op_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>atomic_noncomp_xact_type:</b>atomic_swap_xact, atomic_load_xact, atomic_store_xact</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>rresp:</b>okay_resp, slverr_resp, decerr_resp</li>
<li style='border: none;'>    <b>atomic_noncomp_op_type:</b>atomic_store_add, atomic_store_clr, atomic_store_eor, atomic_store_set, atomic_store_smax, atomic_store_smin, atomic_store_umax, atomic_store_umin, atomic_load_add, atomic_load_clr, atomic_load_eor, atomic_load_set, atomic_load_smax, atomic_load_smin, atomic_load_umax, atomic_load_umin, atomic_swap</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>atomic_noncomp_rresp_burst_length</li>
</ul></td><td class="FixedMemberList" valign="center">
 This covergroup captures attributes for noncompare transaction type, operation ,burst_length and
 response check for Atomic transaction.
 Covergroup: trans_cross_atomic_noncomp_rresp_burst_length

<p>
 It is constructed & sampled when interface type can be ACE_LITE , AXI4 & ACE_VERSION_2_0

<p>
 Coverpoints:

<p>

<ul><li>
 noncomp_xact_type: Captures atomic compare transaction

</li><li>
 burst_length: Captures burst_length

</li><li>
 atomic_rresp: Captures response for no exclusive

</li><li>
 noncomp_op_type: Captures noncomp,operation type

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 atomic_noncomp_type_rresp_burst_length: Crosses cover points noncomp_xact_type,noncomp_op_type, rresp and burst_length

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_stream_interleaving_depth">trans_cross_axi4_stream_interleaving_depth</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi4_stream_interleaving_depth_cp_axi4_stream_data_interleave'>axi4_stream_data_interleave</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi4_stream_data_interleave:</b>axi4_stream_data_interleave_size</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_stream_interleaving_depth

<p>
 This covergroup describes about interleave depth size for axi_stream tb.
 It is constructed when interface type is AXI_STREAM

<p>
 Coverpoints:

<p>

<ul><li>
 axi4_stream_interleave : Captures axi4 stream data interleave depth

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dweq_1024bit">trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dweq_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dweq_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_ace_dweq_1024bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is 1024 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_1024bit">trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_ace_dwlt_1024bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 1024 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_128bit">trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_128bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_ace_dwlt_128bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 128 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_16bit">trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_16bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_16bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_ace_dwlt_16bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 16 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_256bit">trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_256bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_256bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_ace_dwlt_256bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 256 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_32bit">trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_32bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_ace_dwlt_16bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 32 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_512bit">trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_512bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_512bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_ace_dwlt_512bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 512 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_64bit">trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_64bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_ace_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_ace_dwlt_64bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 64 bit.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dweq_1024bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dweq_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dweq_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi3_dweq_1024bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is 1024 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_1024bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi3_dwlt_1024bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width less than 1024 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_128bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_128bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi3_dwlt_128bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width less than 128 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_16bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_16bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_16bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi3_dwlt_16bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width less than 16 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_256bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_256bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_256bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi3_dwlt_256bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width less than 256 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_32bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_32bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi3_dwlt_32bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width less than 32 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_512bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_512bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_512bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi3_dwlt_512bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width less than 512 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_64bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_64bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi3_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi3_dwlt_64bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width less than 64 bit.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dweq_1024bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dweq_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dweq_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi4_dweq_1024bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is 1024 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_1024bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_1024bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi4_dwlt_1024bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 1024 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_128bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_128bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi4_dwlt_128bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 128 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_16bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_16bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_16bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi4_dwlt_16bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 16 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_256bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_256bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_256bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi4_dwlt_256bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 256 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_32bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_32bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi4_dwlt_32bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 32 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_512bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_512bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_512bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi4_dwlt_512bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 512 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_64bit">trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_64bit_cp_addr'>addr</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awaddr_awsize_axi4_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>addr:</b>addr_range_min, addr_range_mid, addr_range_max</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awaddr_min_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_mid_awsize</li>
<li style='border: none;'>axi_awburst_awlen_awaddr_max_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize_axi4_dwlt_64bit

<p>
 This covergroup describes about burst_type,burst_length ,address and size signal for write transfer and data width is less than 64 bit.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awcache_ace">trans_cross_axi_awburst_awlen_awcache_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_ace_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_ace_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awcache_ace

<p>
 This covergroup describes about burst_type,burst_length and cache signal for write transfer.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awcache: Crosses cover points write_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awcache_axi3">trans_cross_axi_awburst_awlen_awcache_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi3_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>cache_type:</b>non_cacheable_non_bufferable, bufferable_or_modifiable_only, cacheable_but_no_alloc, cacheable_bufferable_but_no_alloc, cacheable_write_through_allocate_on_read_only, cacheable_write_back_allocate_on_read_only, cacheable_write_through_allocate_on_write_only, cacheable_write_back_allocate_on_write_only, cacheable_write_through_allocate_on_both_read_write, cacheable_write_back_allocate_on_both_read_write</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awcache_axi3

<p>
 This covergroup describes about burst_type,burst_length and cache signal for write transfer.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awcache: Crosses cover points write_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awcache_axi4">trans_cross_axi_awburst_awlen_awcache_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi4_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awcache_axi3

<p>
 This covergroup describes about burst_type,burst_length and cache signal for write transfer.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awcache: Crosses cover points write_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awcache_axi4_lite">trans_cross_axi_awburst_awlen_awcache_axi4_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi4_lite_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi4_lite_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi4_lite_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awcache_axi4_lite_cp_cache_type'>cache_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>cache_type:</b>device_non_bufferable, device_bufferable, normal_non_cacheable_non_bufferable, normal_non_cacheable_bufferable, write_through_no_allocate, write_through_read_allocate, write_through_write_allocate, write_through_read_and_write_allocate, write_back_no_allocate, write_back_read_allocate, write_back_write_allocate, write_back_read_and_write_allocate</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awcache</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awcache_axi4_lite

<p>
 This covergroup describes about burst_type,burst_length and cache signal for write transfer.
 It is constructed and sampled when interface type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awcache: Crosses cover points write_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awprot_ace">trans_cross_axi_awburst_awlen_awprot_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_ace_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_ace_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_ace_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_ace_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awprot_ace

<p>
 This covergroup describes about burst_type,burst_length and protection signal for write transfer.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awprot: Crosses cover points write_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awprot_axi3">trans_cross_axi_awburst_awlen_awprot_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi3_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awprot_axi3

<p>
 This covergroup describes about burst_type,burst_length and protection signal for write transfer.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awprot: Crosses cover points write_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awprot_axi4">trans_cross_axi_awburst_awlen_awprot_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi4_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awprot_axi4

<p>
 This covergroup describes about burst_type,burst_length and protection signal for write transfer.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awprot: Crosses cover points write_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awprot_axi4_lite">trans_cross_axi_awburst_awlen_awprot_axi4_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi4_lite_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi4_lite_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi4_lite_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awprot_axi4_lite_cp_prot_type'>prot_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>prot_type:</b>data_secure_normal, data_secure_privileged, data_non_secure_normal, data_non_secure_privileged, instruction_secure_normal, instruction_secure_privileged, instruction_non_secure_normal, instruction_non_secure_privileged</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awprot</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awprot_axi4_lite

<p>
 This covergroup describes about burst_type,burst_length and protection signal for write transfer.
 It is constructed when interface type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awprot: Crosses cover points write_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_ace_dweq_1024bit">trans_cross_axi_awburst_awlen_awsize_ace_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dweq_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_ace_dweq_512bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is 1024 bit. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data width is 1024 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_awburst_awlen_awsize_dweq_1024bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_1024bit">trans_cross_axi_awburst_awlen_awsize_ace_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_ace_dwlt_512bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 1024 bit. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data width is less than 1024 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_awburst_awlen_awsize_dwlt_1024bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_128bit">trans_cross_axi_awburst_awlen_awsize_ace_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_ace_dwlt_128bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 128 bit. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data width is less than 128bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_awburst_awlen_awsize_dwlt_128bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_16bit">trans_cross_axi_awburst_awlen_awsize_ace_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_16bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_ace_dwlt_16bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 16 bit. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data width is less than 16bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_awburst_awlen_awsize_dwlt_16bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_256bit">trans_cross_axi_awburst_awlen_awsize_ace_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_256bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_ace_dwlt_256bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 256 bit. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data width is less than 256bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_awburst_awlen_awsize_dwlt_256bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_32bit">trans_cross_axi_awburst_awlen_awsize_ace_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_ace_dwlt_32bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 32 bit. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data width is less than 32bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_awburst_awlen_awsize_dwlt_32bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_512bit">trans_cross_axi_awburst_awlen_awsize_ace_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_512bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_ace_dwlt_512bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 512 bit. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data width is less than 512bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_awburst_awlen_awsize_dwlt_512bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_64bit">trans_cross_axi_awburst_awlen_awsize_ace_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_ace_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_ace_dwlt_64bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 64 bit. 
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and data width is less than 64bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 ace_awburst_awlen_awsize_dwlt_64bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi3_dweq_1024bit">trans_cross_axi_awburst_awlen_awsize_axi3_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dweq_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_1024bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is 1024 bit.
 It is constructed and sampled when interface type is AXI3 and data width is 1024 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dweq_1024bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_1024bit">trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_1024bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 1024 bit.
 It is constructed and sampled when interface type is AXI3 and data width is less than 1024 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_1024bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_128bit">trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_128bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 128 bit.
 It is constructed and sampled when interface type is AXI3 and data width is less than 128 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_128bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_16bit">trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_16bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_16bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 16 bit.
 It is constructed and sampled when interface type is AXI3 and data width is less than 16 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_16bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_256bit">trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_256bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_256bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 256 bit.
 It is constructed and sampled when interface type is AXI3 and data width is less than 256 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_256bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_32bit">trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_32bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 32 bit.
 It is constructed and sampled when interface type is AXI3 and data width is less than 32 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_32bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_512bit">trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_512bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_512bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 512 bit.
 It is constructed and sampled when interface type is AXI3 and data width is less than 512 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_512bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_64bit">trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi3_dwlt_64bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 64 bit.
 It is constructed and sampled when interface type is AXI3 and data width is less than 64 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_64bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_dweq_1024bit">trans_cross_axi_awburst_awlen_awsize_axi4_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dweq_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_dweq_1024bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is 1024 bit.
 It is constructed and sampled when interface type is AXI4 and data width is 1024 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dweq_1024bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_1024bit">trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_1024bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 1024 bit.
 It is constructed and sampled when interface type is AXI4 and data width is less than 1024 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_1024bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_128bit">trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_128bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 128 bit.
 It is constructed and sampled when interface type is AXI4 and data width is less than 128 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_128bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_16bit">trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_16bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_16bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 16 bit.
 It is constructed and sampled when interface type is AXI4 and data width is less than 16 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_16bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_256bit">trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_256bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_256bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 256 bit.
 It is constructed and sampled when interface type is AXI4 and data width is less than 256 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_256bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_32bit">trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_32bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 32 bit.
 It is constructed and sampled when interface type is AXI4 and data width is less than 32 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_32bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_512bit">trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_512bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_512bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 512 bit.
 It is constructed and sampled when interface type is AXI4 and data width is less than 512 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_256bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_64bit">trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_dwlt_64bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 64 bit.
 It is constructed and sampled when interface type is AXI4 and data width is less than 32 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_32bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dweq_1024bit">trans_cross_axi_awburst_awlen_awsize_axi4_lite_dweq_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dweq_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dweq_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dweq_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dweq_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_lite_dweq_1024bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is 1024 bit. 
 It is constructed and sampled when interface type is AXI4_LITE and data width is 1024 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dweq_1024bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_1024bit">trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_1024bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_1024bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_1024bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_1024bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_1024bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_1024bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 1024 bit. 
 It is constructed and sampled when interface type is AXI4_LITE and data width is less than 1024 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_1024bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_128bit">trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_128bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_128bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_128bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_128bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_128bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_128bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than128 bit. 
 It is constructed and sampled when interface type is AXI4_LITE and data width is less than 128 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_128bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_16bit">trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_16bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_16bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_16bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_16bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_16bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_16bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 16 bit. 
 It is constructed and sampled when interface type is AXI4_LITE and data width is less than 16 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_16bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_256bit">trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_256bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_256bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_256bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_256bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_256bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_256bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 256 bit. 
 It is constructed and sampled when interface type is AXI4_LITE and data width is less than 256 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_256bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_32bit">trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_32bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_32bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_32bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_32bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_32bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_32bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 32 bit. 
 It is constructed and sampled when interface type is AXI4_LITE and data width is less than 32 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_32bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_512bit">trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_512bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_512bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_512bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_512bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_512bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_512bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 512 bit. 
 It is constructed and sampled when interface type is AXI4_LITE and data width is less than 512 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_512bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_64bit">trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_64bit</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_64bit_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_64bit_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_64bit_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_64bit_cp_burst_size'>burst_size</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awsize</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_awlen_awsize_axi4_lite_dwlt_64bit

<p>
 This covergroup describes for burst_type,burst_length and burst_size for write transfer 
 when data width is less than 64 bit. 
 It is constructed and sampled when interface type is AXI4_LITE and data width is less than 64 bits.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awsize_dwlt_64bit: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_exclusive_not_axi3">trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_exclusive_not_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_exclusive_not_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_exclusive_not_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_exclusive_not_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_exclusive_not_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_exclusive_not_axi3

<p>
 This covergroup describes about burst_type,burst_length and lock signal for normal and exclusive write transfer.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE and exclusive_access_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awlock: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_no_exclusive_not_axi3">trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_no_exclusive_not_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_no_exclusive_not_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_no_exclusive_not_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_no_exclusive_not_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_no_exclusive_not_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>atomic_type:</b>normal</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_axi3_ace_awlen_ace_awlock_no_exclusive_not_axi3

<p>
 This covergroup describes about burst_type,burst_length and lock signal for normal write transfer.
 It is constructed and sampled when interface type is AXI_ACE or ACE_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awlock: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_exclusive_not_axi3">trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_exclusive_not_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_exclusive_not_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_exclusive_not_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_exclusive_not_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_exclusive_not_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_exclusive_not_axi3

<p>
 This covergroup describes about burst_type,burst_length and lock signal for exclusive normal write transfer.
 It is constructed and sampled when interface type is AXI4_LITE & exclusive_access_enable is asserted.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awlock: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_no_exclusive_not_axi3">trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_no_exclusive_not_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_no_exclusive_not_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_no_exclusive_not_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_no_exclusive_not_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_no_exclusive_not_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>incr_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length_1</li>
<li style='border: none;'>    <b>atomic_type:</b>normal</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_awburst_axi4_lite_awlen_axi4_lite_awlock_no_exclusive_not_axi3

<p>
 This covergroup describes about burst_type,burst_length and lock signal for normal write transfer.
 It is constructed and sampled when interface type is AXI4_LITE.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awlock: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_ooo_read_response_depth">trans_cross_axi_ooo_read_response_depth</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_ooo_read_response_depth_cp_ooo_read_response'>ooo_read_response</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_ooo_read_response_depth_cp_ooo_read_response_depth'>ooo_read_response_depth</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ooo_read_response:</b>ooo_depth</li>
<li style='border: none;'>    <b>ooo_read_response_depth:</b>ooo_depth</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_ooo_read_response_depth

<p>
 This covergroup describes
 It is constructed when trans_cross_axi_ooo_read_response_depth_enable is asserted.
 Coverpoints:

<p>

<ul><li>
 ooo_read_response: Captures out-of-order read response

</li><li>
 ooo_read_response_depth: Captures out-of-order read response depth

<ul><li>
 out-of-order response depth is determined by the position of the 
 transaction in outstanding queue for which response is being returned.
 Ex: if outstanding queue has 5 entries and response is received for 
 4th transaction (i.e. entry[3]) then depth will be determined as "3"
 because, response for the first or head-of-ooo-queue transaction is
 not considered as out-of-order.

</li><li>
 User has option to modify each coverpoints through following defines.

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 <b> </b> <br>
 _CG_ provides covergroup name and _CP_ provides coverpoint name. By default these are defined empty.
 User can just define above macros to ignore certain bin values or ignore all bins and
 define entirely customized set of bins.
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction fo this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>


</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_ooo_write_response_depth">trans_cross_axi_ooo_write_response_depth</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_ooo_write_response_depth_cp_ooo_write_response'>ooo_write_response</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_ooo_write_response_depth_cp_ooo_write_response_depth'>ooo_write_response_depth</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ooo_write_response:</b>ooo_depth</li>
<li style='border: none;'>    <b>ooo_write_response_depth:</b>ooo_depth</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_ooo_write_response_depth

<p>
 Coverpoints:

<p>

<ul><li>
 ooo_write_response : Captures out-of-order write response

</li><li>
 ooo_write_response_depth : Captures out-of-order write response depth

<ul><li>
 out-of-order response depth is determined by the position of the 
 transaction in outstanding queue for which response is being returned.
 Ex: if outstanding queue has 5 entries and response is received for 
 4th transaction (i.e. entry[3]) then depth will be determined as "3"
 because, response for the first or head-of-ooo-queue transaction is
 not considered as out-of-order.

</li><li>
 User has option to modify each coverpoints through following defines.

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 <b> </b> <br>
 _CG_ provides covergroup name and _CP_ provides coverpoint name. By default these are defined empty.
 User can just define above macros to ignore certain bin values or ignore all bins and
 define entirely customized set of bins.
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction fo this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>


</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_interleaving_depth">trans_cross_axi_read_interleaving_depth</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_read_interleaving_depth_cp_read_data_interleave'>read_data_interleave</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>read_data_interleave:</b>read_data_interleave_size</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_read_interleaving_depth

<p>
 This covergroup describes about interleave depth size for read transfer.
 It is constructed when trans_cross_axi_read_interleaving_depth_enable is asserted.
 The number of bins get hit is equal to the number of active read transactions that were interleaved.

<p>
 Coverpoints:

<p>

<ul><li>
 read_data_interleave : Captures read data interleave depth

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_burst_type_len_atomictype_axi3">trans_cross_axi_write_burst_type_len_atomictype_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_burst_type_len_atomictype_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_burst_type_len_atomictype_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_burst_type_len_atomictype_axi3_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_burst_type_len_atomictype_axi3_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_burst_type_len_atomictype_axi3

<p>
 This covergroup describes about burst_type,burst_length and lock signal for write transfer.
 It is constructed and sampled when interface type is AXI3.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awlock: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_burst_type_len_atomictype_axi4">trans_cross_axi_write_burst_type_len_atomictype_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_burst_type_len_atomictype_axi4_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_burst_type_len_atomictype_axi4_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_burst_type_len_atomictype_axi4_cp_burst_length'>burst_length</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_axi_write_burst_type_len_atomictype_axi4_cp_atomic_type'>atomic_type</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>burst_length:</b>burst_length</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, exclusive, locked</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>axi_awburst_awlen_awlock</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_axi_write_burst_type_len_atomictype_axi4

<p>
 This covergroup describes about burst_type,burst_length and lock signal write transfer.
 It is constructed and sampled when interface type is AXI4.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awlen_awlock: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_master_to_slave_path_access_axi3">trans_cross_master_to_slave_path_access_axi3</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_all_slaves'>all_slaves</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_slaves_excluding_register_space'>slaves_excluding_register_space</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_write_xact_type'>write_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_read_xact_type'>read_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_ex_xact_type'>axi_ex_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_atomic_type'>atomic_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_burst_type'>burst_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_burst_size'>axi_burst_size</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_cache_type'>cache_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_burst_len'>axi_burst_len</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_response_type'>axi_response_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_address_aligned'>axi_address_aligned</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_wstrb_beat_0'>axi_wstrb_beat_0</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_wstrb_beat_1'>axi_wstrb_beat_1</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_wstrb_beat_2'>axi_wstrb_beat_2</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_wstrb_beat_3'>axi_wstrb_beat_3</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_master_to_slave_path_access_axi3_cp_axi_wstrb_beat_15'>axi_wstrb_beat_15</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>all_slaves:</b>slvs_b</li>
<li style='border: none;'>    <b>slaves_excluding_register_space:</b>slvs_no_cfg_b</li>
<li style='border: none;'>    <b>write_xact_type:</b>write_xact</li>
<li style='border: none;'>    <b>read_xact_type:</b>read_xact</li>
<li style='border: none;'>    <b>axi_ex_xact_type:</b>exclusive_type</li>
<li style='border: none;'>    <b>atomic_type:</b>normal, locked</li>
<li style='border: none;'>    <b>burst_type:</b>fixed_burst, incr_burst, wrap_burst</li>
<li style='border: none;'>    <b>axi_burst_size:</b>burst_size_8bit, burst_size_16bit, burst_size_32bit, burst_size_64bit, burst_size_128bit, burst_size_256bit, burst_size_512bit, burst_size_1024bit, burst_size_2048bit, burst_size_4096bit</li>
<li style='border: none;'>    <b>cache_type:</b>non_cacheable_non_bufferable, bufferable_or_modifiable_only, cacheable_but_no_alloc, cacheable_bufferable_but_no_alloc, cacheable_write_through_allocate_on_read_only, cacheable_write_back_allocate_on_read_only, cacheable_write_through_allocate_on_write_only, cacheable_write_back_allocate_on_write_only, cacheable_write_through_allocate_on_both_read_write, cacheable_write_back_allocate_on_both_read_write</li>
<li style='border: none;'>    <b>axi_burst_len:</b>burst_length</li>
<li style='border: none;'>    <b>axi_response_type:</b>axi_okay_response, axi_exokay_response, axi_slverr_response, axi_decerr_response, axi_exokay_fail_response</li>
<li style='border: none;'>    <b>axi_address_aligned:</b>axi_8bit_aligned_address, axi_16bit_aligned_address, axi_32bit_aligned_address, axi_64bit_aligned_address, axi_128bit_aligned_address, axi_256bit_aligned_address</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>cache_len_1_all_okay</li>
<li style='border: none;'>cache_len_reduced_all_okay</li>
<li style='border: none;'>cache_len_reduced_ignore_response</li>
<li style='border: none;'>cache_all_okay_fixed</li>
<li style='border: none;'>cache_all_slverr_fixed</li>
<li style='border: none;'>cache_ignore_resp_fixed</li>
<li style='border: none;'>cache_all_okay_fixed_unaligned</li>
<li style='border: none;'>cache_ignore_resp_fixed_unaligned</li>
<li style='border: none;'>master_to_slave_all_okay</li>
<li style='border: none;'>master_to_slave_ignore_response</li>
<li style='border: none;'>master_to_slave_decerr_len_1</li>
<li style='border: none;'>master_to_slave_slverr_len_1</li>
<li style='border: none;'>master_to_slave_decerr</li>
<li style='border: none;'>master_to_slave_slverr</li>
<li style='border: none;'>master_to_all_slave_ignore_response</li>
<li style='border: none;'>cross_xact_type_len_1_wstrb</li>
<li style='border: none;'>cross_xact_type_len_2_wstrb</li>
<li style='border: none;'>cross_xact_type_len_3_wstrb</li>
<li style='border: none;'>cross_xact_type_len_4_wstrb</li>
<li style='border: none;'>cross_xact_type_len_16_wstrb</li>
<li style='border: none;'>cross_aligned_unaligned_addr_asize</li>
<li style='border: none;'>cross_aligned_unaligned_addr_asize_ignore_resp</li>
<li style='border: none;'>master_to_slave_x_wr_okay_addr_align</li>
<li style='border: none;'>master_to_slave_x_wr_fail_addr_align</li>
<li style='border: none;'>master_to_slave_x_wr_decerr</li>
<li style='border: none;'>master_to_slave_x_wr_slverr</li>
<li style='border: none;'>master_to_slave_x_wr_okay_wstrb</li>
<li style='border: none;'>master_to_slave_x_wr_fail_wstrb</li>
</ul></td><td class="FixedMemberList" valign="center">
 This Covergroup captures attributes for coherant read and write type, 
 for all slaves 
 It is constructed when interface type is AXI3 and 
 trans_cross_master_to_slave_path_access_axi3_enable is set to 1.
 Covergroup: trans_cross_master_to_slave_path_access_axi3

<p>
 Coverpoints:

<p>

<ul><li>
 all_slaves : Captures all participating path cov slaves

</li><li>
 slaves_excluding_register_space : Captures all non axi/ace register address space slaves

</li><li>
 coherent_read_xact_type: Captures readonce coherent read transaction

</li><li>
 coherent_write_xact_type: Captures coherent write transaction

</li></ul>

 Cross coverpoints:

<ul><li>
 cross_read_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_read_xact_type

</li><li>
 cross_write_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_write_xact_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_stash_xact_type_stash_lpid_stashlpid_valid">trans_cross_stash_xact_type_stash_lpid_stashlpid_valid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_stash_xact_type_stash_lpid_stashlpid_valid_cp_coherent_stash_xact_type'>coherent_stash_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_stash_xact_type_stash_lpid_stashlpid_valid_cp_stash_lpid_valid'>stash_lpid_valid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_stash_xact_type_stash_lpid_stashlpid_valid_cp_stash_lpid'>stash_lpid</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_stash_xact_type:</b>coherent_writeuniqueptlstash_xact, coherent_writeuniquefullstash_xact, coherent_stashonceshared_xact, coherent_stashonceunique_xact, coherent_stashtranslation_xact</li>
<li style='border: none;'>    <b>stash_lpid_valid:</b>stash_lpid_valid, stash_lpid_invalid</li>
<li style='border: none;'>    <b>stash_lpid:</b>stash_lpid_range_min, stash_lpid_range_mid, stash_lpid_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>coherent_stash_xact_type_stash_lpid_stash_lpid_valid</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_stash_xact_type_stash_lpid_stashlpid_valid

<p>
 It is constructed & sampled only when <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to ACE_LITE,<a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_ace_version">ace_version</a> is set to ACE_VERSION_2_0
 and <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cache_stashing_enable">cache_stashing_enable</a> set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_stash_xact_type: Captures coherent stash transaction type

</li><li>
 stash_lpid: Captures stash_lpid

</li><li>
 stash_lpid_valid: Captures whether stash_lpid is valid or not

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 coherent_stash_xact_type_stash_lpid_stash_lpid_valid: Crosses cover points coherent_stash_xact_type, stash_lpid and stash_lpid_valid

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_stash_xact_type_stash_nid_stashnid_valid">trans_cross_stash_xact_type_stash_nid_stashnid_valid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_stash_xact_type_stash_nid_stashnid_valid_cp_coherent_stash_xact_type'>coherent_stash_xact_type</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_stash_xact_type_stash_nid_stashnid_valid_cp_stash_nid_valid'>stash_nid_valid</a></li>
<li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_cross_stash_xact_type_stash_nid_stashnid_valid_cp_stash_nid'>stash_nid</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>coherent_stash_xact_type:</b>coherent_writeuniqueptlstash_xact, coherent_writeuniquefullstash_xact, coherent_stashonceshared_xact, coherent_stashonceunique_xact, coherent_stashtranslation_xact</li>
<li style='border: none;'>    <b>stash_nid_valid:</b>stash_nid_valid, stash_nid_invalid</li>
<li style='border: none;'>    <b>stash_nid:</b>stash_nid_range_min, stash_nid_range_mid, stash_nid_range_max</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' ><ul><li style='border: none;'>coherent_stash_xact_type_stash_nid_stash_nid_valid</li>
</ul></td><td class="FixedMemberList" valign="center">
 Covergroup: trans_cross_stash_xact_type_stash_nid_stashnid_valid

<p>
 It is constructed & sampled only when <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to ACE_LITE,<a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_ace_version">ace_version</a> is set to ACE_VERSION_2_0
 and <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html#item_cache_stashing_enable">cache_stashing_enable</a> set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_stash_xact_type: Captures coherent stash transaction type

</li><li>
 stash_nid: Captures stash_nid

</li><li>
 stash_nid_valid: Captures whether stash_nid is valid or not

</li></ul>

 Cross coverpoints:

<p>

<ul><li>
 coherent_stash_xact_type_stash_nid_stash_nid_valid: Crosses cover points coherent_stash_xact_type, stash_nid and stash_nid_valid

</li></ul>
</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./others/class_svt_axi_cov.html#item_trans_lock_followed_by_excl_sequence">trans_lock_followed_by_excl_sequence</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./others/class_svt_axi_cov.html#cg_trans_lock_followed_by_excl_sequence_cp_lock_followed_by_excl_sequence'>lock_followed_by_excl_sequence</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>lock_followed_by_excl_sequence:</b>lock_followed_by_excl_seq</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">Coverage group for covering locked transaction followed by exclusive transaction<br>
 This will be covered when a locked read transaction followed by a
 exclusive read transaction is fired. Applicable only when axi_interface_type is AXI3.
 Bins:<br>
 lock_followed_by_excl_seq - lock transaction followed by exclusive transaction<br> </td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_barrier_id_reuse_for_non_barrier">trans_master_barrier_id_reuse_for_non_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_master_barrier_id_reuse_for_non_barrier_cp_num_barrier_id_reuse_for_non_barrier'>num_barrier_id_reuse_for_non_barrier</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>num_barrier_id_reuse_for_non_barrier:</b>barrier_id_reuse</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_master_barrier_id_reuse_for_non_barrier<br>

<p>
 This Covergroup captures number of ID used for barrier transaction and it is reused as normal type.
 It is constructed when interface_type is AXI_ACE and barrier_enable set to 1.

<p>
 Coverpoints: <br>

<ul><li>
 num_barrier_id_reuse_for_non_barrier: Captures the number of times that
 the ID used for barrier transaction is reused for a normal transaction

</li></ul>


<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.4</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_domain_after_innershareable_barrier">trans_xact_domain_after_innershareable_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_xact_domain_after_innershareable_barrier_cp_axi_xact_domain_after_innershareable_barrier'>axi_xact_domain_after_innershareable_barrier</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_xact_domain_after_innershareable_barrier:</b>innershareable_read_barrier_followed_by_nonshareable_read_xact, innershareable_read_barrier_followed_by_outershareable_read_xact, innershareable_read_barrier_followed_by_systemshareable_read_xact, innershareable_write_barrier_followed_by_nonshareable_write_xact, innershareable_write_barrier_followed_by_outershareable_write_xact, innershareable_write_barrier_followed_by_systemshareable_write_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_xact_domain_after_innershareable_barrier

<p>
 This Covergroup captures innershareable read and write barrier request after master issues shareable transactions type.
 It is constructed when interface type is AXI_ACE or ACE_LITE and trans_xact_domain_after_innershareable_barrier_enable &
 barrier enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_innershareable_barrier: This is covered when:

<ul><li>
 Master initiates inner-shareable transaction followed by inner-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 none/outer/system domains

</li></ul>
 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_domain_after_nonshareable_barrier">trans_xact_domain_after_nonshareable_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_xact_domain_after_nonshareable_barrier_cp_axi_xact_domain_after_nonshareable_barrier'>axi_xact_domain_after_nonshareable_barrier</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_xact_domain_after_nonshareable_barrier:</b>nonshareable_read_barrier_followed_by_innershareable_read_xact, nonshareable_read_barrier_followed_by_outershareable_read_xact, nonshareable_read_barrier_followed_by_systemshareable_read_xact, nonshareable_write_barrier_followed_by_innershareable_write_xact, nonshareable_write_barrier_followed_by_outershareable_write_xact, nonshareable_write_barrier_followed_by_systemshareable_write_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_xact_domain_after_nonshareable_barrier

<p>
 This Covergroup captures nonshareable read and write barrier request after master issues shareable transactions type.
 It is constructed when interface type is AXI_ACE or ACE_LITE and trans_xact_domain_after_nonshareable_barrier_enable &
 barrier enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_nonshareable_barrier: This is covered when:

<ul><li>
 Master initiates non-shareable transaction followed by non-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 inner/outer/system domains

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_domain_after_outershareable_barrier">trans_xact_domain_after_outershareable_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_xact_domain_after_outershareable_barrier_cp_axi_xact_domain_after_outershareable_barrier'>axi_xact_domain_after_outershareable_barrier</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_xact_domain_after_outershareable_barrier:</b>outershareable_read_barrier_followed_by_nonshareable_read_xact, outershareable_read_barrier_followed_by_innershareable_read_xact, outershareable_read_barrier_followed_by_systemshareable_read_xact, outershareable_write_barrier_followed_by_nonshareable_write_xact, outershareable_write_barrier_followed_by_innershareable_write_xact, outershareable_write_barrier_followed_by_systemshareable_write_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_xact_domain_after_outershareable_barrier

<p>
 This Covergroup captures outershareable read and write barrier request after master issues shareable transactions type.
 It is constructed when interface type is AXI_ACE or ACE_LITE and trans_xact_domain_after_outershareable_barrier_enable &
 barrier enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_outershareable_barrier: This is covered when:

<ul><li>
 Master initiates outer-shareable transaction followed by outer-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 none/inner/system domains

</li></ul>
 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2</td>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_domain_after_systemshareable_barrier">trans_xact_domain_after_systemshareable_barrier</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_cov_callback.html#cg_trans_xact_domain_after_systemshareable_barrier_cp_axi_xact_domain_after_systemshareable_barrier'>axi_xact_domain_after_systemshareable_barrier</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>axi_xact_domain_after_systemshareable_barrier:</b>systemshareable_read_barrier_followed_by_nonshareable_read_xact, systemshareable_read_barrier_followed_by_innershareable_read_xact, systemshareable_read_barrier_followed_by_outershareable_read_xact, systemshareable_write_barrier_followed_by_nonshareable_write_xact, systemshareable_write_barrier_followed_by_innershareable_write_xact, systemshareable_write_barrier_followed_by_outershareable_write_xact</li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;display: none;' >--</td><td class="FixedMemberList" valign="center">
 Covergroup: trans_xact_domain_after_systemshareable_barrier

<p>
 This Covergroup captures systemshareable read and write barrier request after master issues shareable transactions type.
 It is constructed when interface type is AXI_ACE or ACE_LITE and trans_xact_domain_after_systemshareable_barrier_enable &
 barrier enable set to 1.

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_aftershareable_barrier: This is covered when:

<ul><li>
 Master initiates system-shareable transaction followed by outer-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 inner/outer/systemnone domains

</li></ul>
 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2</td>
</tr>
</table>

<h3><a class="anchor" name ="item_amba_svt_otherCG"> Product: amba_svt - Other Coverage Details: </a></h3>
<table id="table_amba_svt_otherCG" class="clmdTable stickyHeaderTable coverageTable" cellpadding="2" cellspacing="0" width="100%"  border="1" style='table-layout: fixed;'> 
<thead><tr>
<th class="MemberListLeft" valign="bottom"> Covergroup </th>
<th class="MemberListLeft" valign="bottom"> Coverpoints </th>
<th class="MemberListLeft" valign="bottom"> Bins </th>
</tr>
</thead><tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_acprot">signal_state_acprot</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_acprot_cp_acprot'>acprot</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acprot:</b>svt_axi_data_secure_normal, svt_axi_data_secure_privileged, svt_axi_data_non_secure_normal, svt_axi_data_non_secure_privileged, svt_axi_instruction_secure_normal, svt_axi_instruction_secure_privileged, svt_axi_instruction_non_secure_normal, svt_axi_instruction_non_secure_privileged</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_acsnoop">signal_state_acsnoop</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_acsnoop_cp_acsnoop'>acsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>acsnoop:</b>svt_axi_snoop_transaction_type_readonce, svt_axi_snoop_transaction_type_readshared, svt_axi_snoop_transaction_type_readclean, svt_axi_snoop_transaction_type_readnotshareddirty, svt_axi_snoop_transaction_type_readunique, svt_axi_snoop_transaction_type_cleanshared, svt_axi_snoop_transaction_type_cleaninvalid, svt_axi_snoop_transaction_type_makeinvalid, svt_axi_snoop_transaction_type_dvmcomplete, svt_axi_snoop_transaction_type_dvmmessage</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_araddr">signal_state_araddr</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_araddr_cp_araddr_min_mid_max'>araddr_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>araddr_min_mid_max:</b>araddr_range_min, araddr_range_mid, araddr_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arbar">signal_state_arbar</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arbar_cp_arbar'>arbar</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arbar:</b>svt_axi_barrier_type_na_respbar, svt_axi_barrier_type_na_ignbar</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arbar_be_eq_1">signal_state_arbar_be_eq_1</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arbar_be_eq_1_cp_arbar'>arbar</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arbar:</b>svt_axi_barrier_type_na_respbar, svt_axi_barrier_type_membar, svt_axi_barrier_type_na_ignbar, svt_axi_barrier_type_syncbar</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arburst">signal_state_arburst</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arburst_cp_arburst'>arburst</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arburst:</b>svt_axi_transaction_burst_fixed, svt_axi_transaction_burst_incr, svt_axi_transaction_burst_wrap</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arcache">signal_state_arcache</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arcache_cp_arcache'>arcache</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arcache:</b>svt_axi_3_non_cacheable_non_bufferable, svt_axi_3_bufferable_or_modifiable_only, svt_axi_3_cacheable_but_no_alloc, svt_axi_3_cacheable_bufferable_but_no_alloc, svt_axi_3_cacheable_wr_thru_alloc_on_rd_only, svt_axi_3_cacheable_wr_back_alloc_on_rd_only, svt_axi_3_cacheable_wr_thru_alloc_on_wr_only, svt_axi_3_cacheable_wr_back_alloc_on_wr_only, svt_axi_3_cacheable_wr_thru_alloc_on_both_rd_wr, svt_axi_3_cacheable_wr_back_alloc_on_both_rd_wr</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arcache_axi4">signal_state_arcache_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arcache_axi4_cp_arcache'>arcache</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arcache:</b>svt_axi_4_arcache_device_non_bufferable, svt_axi_4_arcache_device_bufferable, svt_axi_4_arcache_normal_non_cachable_non_bufferable, svt_axi_4_arcache_normal_non_cachable_bufferable, svt_axi_4_arcache_write_through_no_allocate, svt_axi_4_arcache_write_through_read_allocate, svt_axi_4_arcache_write_through_write_allocate, svt_axi_4_arcache_write_through_read_and_write_allocate, svt_axi_4_arcache_write_back_no_allocate, svt_axi_4_arcache_write_back_read_allocate, svt_axi_4_arcache_write_back_write_allocate, svt_axi_4_arcache_write_back_read_and_write_allocate</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_ardomain">signal_state_ardomain</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_ardomain_cp_ardomain'>ardomain</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ardomain:</b>svt_axi_domain_type_nonshareable, svt_axi_domain_type_innershareable, svt_axi_domain_type_outershareable, svt_axi_domain_type_systemshareable</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arid">signal_state_arid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arid_cp_arid_min_mid_max'>arid_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arid_min_mid_max:</b>arid_range_min, arid_range_mid, arid_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arlen">signal_state_arlen</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arlen_cp_arlen_min_mid_max'>arlen_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arlen_min_mid_max:</b>arlen_range_min, arlen_range_mid, arlen_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arlock_axi4_exclusive">signal_state_arlock_axi4_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arlock_axi4_exclusive_cp_arlock'>arlock</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arlock:</b>svt_axi_transaction_normal, svt_axi_transaction_exclusive</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arlock_axi4_no_exclusive">signal_state_arlock_axi4_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arlock_axi4_no_exclusive_cp_arlock'>arlock</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arlock:</b>svt_axi_transaction_normal</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arlock_exclusive">signal_state_arlock_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arlock_exclusive_cp_arlock'>arlock</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arlock:</b>svt_axi_transaction_normal, svt_axi_transaction_exclusive, svt_axi_transaction_locked</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arlock_no_exclusive">signal_state_arlock_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arlock_no_exclusive_cp_arlock'>arlock</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arlock:</b>svt_axi_transaction_normal, svt_axi_transaction_locked</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arprot">signal_state_arprot</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arprot_cp_arprot'>arprot</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arprot:</b>svt_axi_data_secure_normal, svt_axi_data_secure_privileged, svt_axi_data_non_secure_normal, svt_axi_data_non_secure_privileged, svt_axi_instruction_secure_normal, svt_axi_instruction_secure_privileged, svt_axi_instruction_non_secure_normal, svt_axi_instruction_non_secure_privileged</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arqos">signal_state_arqos</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arqos_cp_arqos_min_mid_max'>arqos_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arqos_min_mid_max:</b>arqos_range_min, arqos_range_mid, arqos_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arregion">signal_state_arregion</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arregion_cp_arregion_min_mid_max'>arregion_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arregion_min_mid_max:</b>arregion_range_min, arregion_range_mid, arregion_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsize_ge_1024">signal_state_arsize_ge_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsize_ge_1024_cp_arsize_ge_1024'>arsize_ge_1024</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsize_ge_1024:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64, svt_axi_transaction_burst_size_128, svt_axi_transaction_burst_size_256, svt_axi_transaction_burst_size_512, svt_axi_transaction_burst_size_1024</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsize_lt_1024">signal_state_arsize_lt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsize_lt_1024_cp_arsize_lt_1024'>arsize_lt_1024</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsize_lt_1024:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64, svt_axi_transaction_burst_size_128, svt_axi_transaction_burst_size_256, svt_axi_transaction_burst_size_512</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsize_lt_128">signal_state_arsize_lt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsize_lt_128_cp_arsize_lt_128'>arsize_lt_128</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsize_lt_128:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsize_lt_16">signal_state_arsize_lt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsize_lt_16_cp_arsize_lt_16'>arsize_lt_16</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsize_lt_16:</b>svt_axi_transaction_burst_size_8</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsize_lt_256">signal_state_arsize_lt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsize_lt_256_cp_arsize_lt_256'>arsize_lt_256</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsize_lt_256:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64, svt_axi_transaction_burst_size_128</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsize_lt_32">signal_state_arsize_lt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsize_lt_32_cp_arsize_lt_32'>arsize_lt_32</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsize_lt_32:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsize_lt_512">signal_state_arsize_lt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsize_lt_512_cp_arsize_lt_512'>arsize_lt_512</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsize_lt_512:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64, svt_axi_transaction_burst_size_128, svt_axi_transaction_burst_size_256</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsize_lt_64">signal_state_arsize_lt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsize_lt_64_cp_arsize_lt_64'>arsize_lt_64</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsize_lt_64:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsnoop">signal_state_arsnoop</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsnoop_cp_arsnoop'>arsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsnoop:</b>arsnoop_zero, arsnoop_one, arsnoop_two, arsnoop_three, arsnoop_seven, arsnoop_eight, arsnoop_nine, arsnoop_eleven, arsnoop_twelve, arsnoop_thirteen, arsnoop_fourteen, arsnoop_fifteen</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsnoop_ace_lite">signal_state_arsnoop_ace_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_arsnoop_ace_lite_cp_arsnoop'>arsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>arsnoop:</b>arsnoop_zero, arsnoop_eight, arsnoop_nine, arsnoop_eleven, arsnoop_twelve, arsnoop_thirteen</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_aruser">signal_state_aruser</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_aruser_cp_aruser_min_mid_max'>aruser_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>aruser_min_mid_max:</b>aruser_range_min, aruser_range_mid, aruser_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awbar">signal_state_awbar</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awbar_cp_awbar'>awbar</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awbar:</b>svt_axi_barrier_type_na_respbar, svt_axi_barrier_type_na_ignbar</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awbar_be_eq_1">signal_state_awbar_be_eq_1</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awbar_be_eq_1_cp_awbar'>awbar</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awbar:</b>svt_axi_barrier_type_na_respbar, svt_axi_barrier_type_membar, svt_axi_barrier_type_na_ignbar, svt_axi_barrier_type_syncbar</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awburst">signal_state_awburst</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awburst_cp_awburst'>awburst</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awburst:</b>svt_axi_transaction_burst_fixed, svt_axi_transaction_burst_incr, svt_axi_transaction_burst_wrap</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awcache">signal_state_awcache</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awcache_cp_awcache'>awcache</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awcache:</b>svt_axi_3_non_cacheable_non_bufferable, svt_axi_3_bufferable_or_modifiable_only, svt_axi_3_cacheable_but_no_alloc, svt_axi_3_cacheable_bufferable_but_no_alloc, svt_axi_3_cacheable_wr_thru_alloc_on_rd_only, svt_axi_3_cacheable_wr_back_alloc_on_rd_only, svt_axi_3_cacheable_wr_thru_alloc_on_wr_only, svt_axi_3_cacheable_wr_back_alloc_on_wr_only, svt_axi_3_cacheable_wr_thru_alloc_on_both_rd_wr, svt_axi_3_cacheable_wr_back_alloc_on_both_rd_wr</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awcache_axi4">signal_state_awcache_axi4</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awcache_axi4_cp_awcache'>awcache</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awcache:</b>svt_axi_4_awcache_device_non_bufferable, svt_axi_4_awcache_device_bufferable, svt_axi_4_awcache_normal_non_cachable_non_bufferable, svt_axi_4_awcache_normal_non_cachable_bufferable, svt_axi_4_awcache_write_through_no_allocate, svt_axi_4_awcache_write_through_read_allocate, svt_axi_4_awcache_write_through_write_allocate, svt_axi_4_awcache_write_through_read_and_write_allocate, svt_axi_4_awcache_write_back_no_allocate, svt_axi_4_awcache_write_back_read_allocate, svt_axi_4_awcache_write_back_write_allocate, svt_axi_4_awcache_write_back_read_and_write_allocate</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awdomain">signal_state_awdomain</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awdomain_cp_awdomain'>awdomain</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awdomain:</b>svt_axi_domain_type_nonshareable, svt_axi_domain_type_innershareable, svt_axi_domain_type_outershareable, svt_axi_domain_type_systemshareable</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awid">signal_state_awid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awid_cp_awid_min_mid_max'>awid_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awid_min_mid_max:</b>awid_range_min, awid_range_mid, awid_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awlock_axi4_exclusive">signal_state_awlock_axi4_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awlock_axi4_exclusive_cp_awlock'>awlock</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awlock:</b>svt_axi_transaction_normal, svt_axi_transaction_exclusive</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awlock_axi4_no_exclusive">signal_state_awlock_axi4_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awlock_axi4_no_exclusive_cp_awlock'>awlock</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awlock:</b>svt_axi_transaction_normal</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awlock_exclusive">signal_state_awlock_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awlock_exclusive_cp_awlock'>awlock</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awlock:</b>svt_axi_transaction_normal, svt_axi_transaction_exclusive, svt_axi_transaction_locked</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awlock_no_exclusive">signal_state_awlock_no_exclusive</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awlock_no_exclusive_cp_awlock'>awlock</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awlock:</b>svt_axi_transaction_normal, svt_axi_transaction_locked</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awprot">signal_state_awprot</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awprot_cp_awprot'>awprot</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awprot:</b>svt_axi_data_secure_normal, svt_axi_data_secure_privileged, svt_axi_data_non_secure_normal, svt_axi_data_non_secure_privileged, svt_axi_instruction_secure_normal, svt_axi_instruction_secure_privileged, svt_axi_instruction_non_secure_normal, svt_axi_instruction_non_secure_privileged</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awqos">signal_state_awqos</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awqos_cp_awqos_min_mid_max'>awqos_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awqos_min_mid_max:</b>awqos_range_min, awqos_range_mid, awqos_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsize_ge_1024">signal_state_awsize_ge_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsize_ge_1024_cp_awsize_ge_1024'>awsize_ge_1024</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsize_ge_1024:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64, svt_axi_transaction_burst_size_128, svt_axi_transaction_burst_size_256, svt_axi_transaction_burst_size_512, svt_axi_transaction_burst_size_1024</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsize_lt_1024">signal_state_awsize_lt_1024</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsize_lt_1024_cp_awsize_lt_1024'>awsize_lt_1024</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsize_lt_1024:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64, svt_axi_transaction_burst_size_128, svt_axi_transaction_burst_size_256, svt_axi_transaction_burst_size_512</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsize_lt_128">signal_state_awsize_lt_128</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsize_lt_128_cp_awsize_lt_128'>awsize_lt_128</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsize_lt_128:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsize_lt_16">signal_state_awsize_lt_16</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsize_lt_16_cp_awsize_lt_16'>awsize_lt_16</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsize_lt_16:</b>svt_axi_transaction_burst_size_8</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsize_lt_256">signal_state_awsize_lt_256</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsize_lt_256_cp_awsize_lt_256'>awsize_lt_256</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsize_lt_256:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64, svt_axi_transaction_burst_size_128</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsize_lt_32">signal_state_awsize_lt_32</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsize_lt_32_cp_awsize_lt_32'>awsize_lt_32</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsize_lt_32:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsize_lt_512">signal_state_awsize_lt_512</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsize_lt_512_cp_awsize_lt_512'>awsize_lt_512</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsize_lt_512:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32, svt_axi_transaction_burst_size_64, svt_axi_transaction_burst_size_128, svt_axi_transaction_burst_size_256</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsize_lt_64">signal_state_awsize_lt_64</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsize_lt_64_cp_awsize_lt_64'>awsize_lt_64</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsize_lt_64:</b>svt_axi_transaction_burst_size_8, svt_axi_transaction_burst_size_16, svt_axi_transaction_burst_size_32</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsnoop">signal_state_awsnoop</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsnoop_cp_awsnoop'>awsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsnoop:</b>awsnoop_zero, awsnoop_one, awsnoop_two, awsnoop_three, awsnoop_four, awsnoop_five</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsnoop_ace_lite">signal_state_awsnoop_ace_lite</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsnoop_ace_lite_cp_awsnoop'>awsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsnoop:</b>awsnoop_zero, awsnoop_one, awsnoop_five</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsnoop_ace_lite_wee_eq_0">signal_state_awsnoop_ace_lite_wee_eq_0</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsnoop_ace_lite_wee_eq_0_cp_awsnoop'>awsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsnoop:</b>awsnoop_zero, awsnoop_one</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsnoop_wee_eq_0">signal_state_awsnoop_wee_eq_0</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awsnoop_wee_eq_0_cp_awsnoop'>awsnoop</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awsnoop:</b>awsnoop_zero, awsnoop_one, awsnoop_two, awsnoop_three, awsnoop_four</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awuser">signal_state_awuser</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_awuser_cp_awuser_min_mid_max'>awuser_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>awuser_min_mid_max:</b>awuser_range_min, awuser_range_mid, awuser_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_bid">signal_state_bid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_bid_cp_bid_min_mid_max'>bid_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>bid_min_mid_max:</b>bid_range_min, bid_range_mid, bid_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_bresp">signal_state_bresp</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_bresp_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>bresp:</b>svt_axi_okay_response, svt_axi_slverr_response, svt_axi_decerr_response</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_bresp_ex_access">signal_state_bresp_ex_access</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_bresp_ex_access_cp_bresp'>bresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>bresp:</b>svt_axi_okay_response, svt_axi_exokay_response, svt_axi_slverr_response, svt_axi_decerr_response</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_buser">signal_state_buser</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_buser_cp_buser_min_mid_max'>buser_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>buser_min_mid_max:</b>buser_range_min, buser_range_mid, buser_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_cddata">signal_state_cddata</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_cddata_cp_cddata_min_mid_max'>cddata_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>cddata_min_mid_max:</b>cddata_range_min, cddata_range_mid, cddata_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_crresp">signal_state_crresp</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_crresp_cp_crresp'>crresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>crresp:</b>crresp_zero, crresp_one, crresp_two, crresp_three, crresp_five, crresp_seven, crresp_eight, crresp_nine, crrsep_ten, crresp_eleven, crresp_thirteen, crresp_fifteen, crresp_sixteen, crresp_seventeen, crresp_eighteen, crresp_nineteen, crresp_twentyone, crresp_twentythree, crresp_twentyfour, crresp_twentyfive, crresp_twentysix, crresp_twentyseven, crresp_twentynine, crresp_thirtyone</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_rdata">signal_state_rdata</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_rdata_cp_rdata_min_mid_max'>rdata_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>rdata_min_mid_max:</b>rdata_range_min, rdata_range_mid, rdata_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_rid">signal_state_rid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_rid_cp_rid_min_mid_max'>rid_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>rid_min_mid_max:</b>rid_range_min, rid_range_mid, rid_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_rresp">signal_state_rresp</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_rresp_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>rresp:</b>svt_axi_okay_response, svt_axi_slverr_response, svt_axi_decerr_response</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_rresp_ace">signal_state_rresp_ace</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_rresp_ace_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>rresp:</b>svt_axi_coherent_resp_type_unique_clean, svt_axi_coherent_resp_type_unique_dirty, svt_axi_coherent_resp_type_shared_clean, svt_axi_coherent_resp_type_shared_dirty</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_rresp_ex_access">signal_state_rresp_ex_access</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_rresp_ex_access_cp_rresp'>rresp</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>rresp:</b>svt_axi_okay_response, svt_axi_exokay_response, svt_axi_slverr_response, svt_axi_decerr_response</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_ruser">signal_state_ruser</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_ruser_cp_ruser_min_mid_max'>ruser_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>ruser_min_mid_max:</b>ruser_range_min, ruser_range_mid, ruser_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tdest">signal_state_tdest</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_tdest_cp_tdest_min_mid_max'>tdest_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>tdest_min_mid_max:</b>tdest_range_min, tdest_range_mid, tdest_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tid">signal_state_tid</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_tid_cp_tid_min_mid_max'>tid_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>tid_min_mid_max:</b>tid_range_min, tid_range_mid, tid_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tkeep">signal_state_tkeep</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_tkeep_cp_tkeep_min_mid_max'>tkeep_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>tkeep_min_mid_max:</b>tkeep_range_min, tkeep_range_mid, tkeep_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tstrb">signal_state_tstrb</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_tstrb_cp_tstrb_min_mid_max'>tstrb_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>tstrb_min_mid_max:</b>tstrb_range_min, tstrb_range_mid, tstrb_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tuser">signal_state_tuser</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_tuser_cp_tuser_min_mid_max'>tuser_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>tuser_min_mid_max:</b>tuser_range_min, tuser_range_mid, tuser_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_wdata">signal_state_wdata</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_wdata_cp_wdata_min_mid_max'>wdata_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>wdata_min_mid_max:</b>wdata_range_min, wdata_range_mid, wdata_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_wstrb">signal_state_wstrb</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_wstrb_cp_wstrb_min_mid_max'>wstrb_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>wstrb_min_mid_max:</b>wstrb_range_min, wstrb_range_mid, wstrb_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_wuser">signal_state_wuser</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_port_monitor_def_state_cov_callback.html#cg_signal_state_wuser_cp_wuser_min_mid_max'>wuser_min_mid_max</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>wuser_min_mid_max:</b>wuser_range_min, wuser_range_mid, wuser_range_max</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./callback/class_svt_axi_system_monitor_def_cov_callback.html#item_system_interleaved_ace_concurrent_outstanding_same_id">system_interleaved_ace_concurrent_outstanding_same_id</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./callback/class_svt_axi_system_monitor_def_cov_callback.html#cg_system_interleaved_ace_concurrent_outstanding_same_id_cp_interleaved_ace_concurrent_outstanding_same_id'>interleaved_ace_concurrent_outstanding_same_id</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>interleaved_ace_concurrent_outstanding_same_id:</b>concurrent_outstanding_same_id_group_id</li>
</ul></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="./others/class_svt_axi_toggle_bit_cov.html#item_toggle_cov">toggle_cov</a></td>
<td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'><a class='ClassLink' href='./others/class_svt_axi_toggle_bit_cov.html#cg_toggle_cov_cp_signal_index'>signal_index</a></li>
</ul></td><td class='FixedMemberList' style='vertical-align: top;'><ul><li style='border: none;'>    <b>signal_index:</b>toggle_bit_0to1, toggle_bit_1to0</li>
</ul></td></tr>
</table>
<address class='copyright'> 16 November 2023, Copyright &copy; 2023 Synopsys, Inc. </address>
<script>makeTableHeadersInPageSticky();</script>
<script>(function() {    var ssButton = document.querySelector('.smartsearch-btn');    var ssInfo = document.querySelector('.smartsearch-info');    var ssClose = document.querySelector('.smartsearch-info-close');    ssButton.addEventListener('click', function() {        ssInfo.style.display = 'block';    });    ssClose.addEventListener('click', function() {        ssInfo.style.display = 'none';    });    ssInfo.addEventListener('click', function(event) {        if (event.target === ssInfo) {            ssInfo.style.display = 'none';        }    });})();</script></body></html>
