{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 12 17:41:58 2018 " "Info: Processing started: Sat May 12 17:41:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BasicMemoryUnit -c BasicMemoryUnit --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BasicMemoryUnit -c BasicMemoryUnit --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "DFF.vhd " "Warning: Can't analyze file -- file DFF.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-RTL " "Info: Found design unit 1: D_FF-RTL" {  } { { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Dff " "Warning: Entity \"Dff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "Dff.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Dff.bdf" { } } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff.bdf" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_f.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file df_f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Df_f " "Info: Found entity 1: Df_f" {  } { { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mylatch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mylatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyLatch-RTL " "Info: Found design unit 1: MyLatch-RTL" {  } { { "MyLatch.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/MyLatch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MyLatch " "Info: Found entity 1: MyLatch" {  } { { "MyLatch.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/MyLatch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dfflatch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dfflatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DFFLATCH " "Info: Found entity 1: DFFLATCH" {  } { { "DFFLATCH.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/DFFLATCH.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DFFLATCH " "Info: Elaborating entity \"DFFLATCH\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:inst " "Info: Elaborating entity \"D_FF\" for hierarchy \"D_FF:inst\"" {  } { { "DFFLATCH.bdf" "inst" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/DFFLATCH.bdf" { { 24 344 440 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyLatch MyLatch:inst1 " "Info: Elaborating entity \"MyLatch\" for hierarchy \"MyLatch:inst1\"" {  } { { "DFFLATCH.bdf" "inst1" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/DFFLATCH.bdf" { { 224 344 440 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FF MyLatch.vhd(12) " "Warning (10631): VHDL Process Statement warning at MyLatch.vhd(12): inferring latch(es) for signal or variable \"FF\", which holds its previous value in one or more paths through the process" {  } { { "MyLatch.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/MyLatch.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FF MyLatch.vhd(12) " "Info (10041): Inferred latch for \"FF\" at MyLatch.vhd(12)" {  } { { "MyLatch.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/MyLatch.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 12 17:42:00 2018 " "Info: Processing ended: Sat May 12 17:42:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
