```verilog
// 16ì§„ counter
`timescale 1ns/10ps
module counter1(
        input clk, rst,
        output [3:0] cnt,
        output reg ind_cnt
);

reg [3:0] count;

assign cnt = count;

always @(posedge clk or posedge rst) begin
        if(rst) begin
                count <= 4'b0;
        end else begin
                count<=count + 4'b1;
        end
end

always @(posedge clk or posedge rst) begin
        if(rst) begin
                ind_cnt <= 1'b0;
        end else if(count == 4'b0010)
                ind_cnt <= 1'b1;
        else
                ind_cnt <= 1'b0;
end

endmodule
```
