/**
  * @file    mdbs_dev.h
  * @brief   MODBUS Device
  * @author  Igor T. <research.tahoe@gmail.com>
  */


#ifndef MDBS_DEV_O2MB_H
#define MDBS_DEV_O2MB_H


typedef enum    mdbs_coil_e
{
        MDBS_COIL_AFE_CTL_UNIPOLAR              = 0,
        MDBS_COIL_AFE_CTL_BUFFER_ENABLE,
        MDBS_COIL_AFE_CTL_INPUT_SHORT,
        MDBS_COIL_MAX,
} mdbs_coil_t;


typedef enum    mdbs_hreg_e
{
        //STATUS
        //CONFIG
        //SENSOR
        //CALIBRATE

        MDBS_HREG_V1_DEVICE_ID                      = 0,
        MDBS_HREG_V1_HARDWARE_ID,
        MDBS_HREG_V1_RESERVED_02,
        MDBS_HREG_V1_RESERVED_03,
        MDBS_HREG_V1_FIRMWARE_ID_HI,
        MDBS_HREG_V1_FIRMWARE_ID_LO,
        MDBS_HREG_V1_RESERVED_06,
        MDBS_HREG_V1_RESERVED_07,
        MDBS_HREG_V1_SERIAL_NUM_00,
        MDBS_HREG_V1_SERIAL_NUM_01,
        MDBS_HREG_V1_SERIAL_NUM_02,
        MDBS_HREG_V1_SERIAL_NUM_03,
        MDBS_HREG_V1_SERIAL_NUM_04,
        MDBS_HREG_V1_SERIAL_NUM_05,
        MDBS_HREG_V1_SERIAL_NUM_06,
        MDBS_HREG_V1_SERIAL_NUM_07,


        //MDBS_HREG_ERR_CODE_LAST             = 1024,
        MDBS_HREG_V1_ERR_CODE_LAST,                //= 16,
        MDBS_HREG_V1_STARTS_COUNTER,
        MDBS_HREG_V1_RESERVED_12,
        MDBS_HREG_V1_RESERVED_13,
        MDBS_HREG_V1_ADC_SCALE_mV,
        MDBS_HREG_V1_ADC_RESOLUTION_BITS,
        MDBS_HREG_V1_RESERVED_16,
        MDBS_HREG_V1_RESERVED_17,
        MDBS_HREG_V1_MCU_TEMP_CELS,
        MDBS_HREG_V1_MCU_VDDA_mV,
        MDBS_HREG_V1_RAW2PPM_FV_HI,
        MDBS_HREG_V1_RAW2PPM_FV_LO,
        MDBS_HREG_V1_RAW2PPM_FT_HI,
        MDBS_HREG_V1_RAW2PPM_FT_LO,
        MDBS_HREG_V1_RAW2PPM_FP_HI,
        MDBS_HREG_V1_RAW2PPM_FP_LO,


        //MDBS_HREG_SENS_OXGN_PPM_HI          = 2048,
        MDBS_HREG_V1_SENS_OXGN_PPM_HI,             //= 32,
        MDBS_HREG_V1_SENS_OXGN_PPM_LO,
        MDBS_HREG_V1_SENS_TEMP_DIGC_HI,
        MDBS_HREG_V1_SENS_TEMP_DIGC_LO,
        MDBS_HREG_V1_SENS_PRES_HPA_HI,
        MDBS_HREG_V1_SENS_PRES_HPA_LO,
        MDBS_HREG_V1_RESERVED_26,
        MDBS_HREG_V1_RESERVED_27,
        MDBS_HREG_V1_SENS_RAW_HI,
        MDBS_HREG_V1_SENS_RAW_LO,
        MDBS_HREG_V1_TEMP_RAW_HI,
        MDBS_HREG_V1_TEMP_RAW_LO,
        MDBS_HREG_V1_PRES_RAW_HI,
        MDBS_HREG_V1_PRES_RAW_LO,
        MDBS_HREG_V1_SENS_MEAS_RMSE,
        MDBS_HREG_V1_SENS_OFST_RAW,


        //MDBS_HREG_SENS_TRIM_P0_TIMESTMP_HI  = 3072,
        MDBS_HREG_V1_SENS_ZERO_TIMESTMP_HI,     //= 48,
        MDBS_HREG_V1_SENS_ZERO_TIMESTMP_LO,
        MDBS_HREG_V1_SENS_ZERO_OXGN_PPM_HI,
        MDBS_HREG_V1_SENS_ZERO_OXGN_PPM_LO,
        MDBS_HREG_V1_SENS_ZERO_OXGN_RAW_HI,
        MDBS_HREG_V1_SENS_ZERO_OXGN_RAW_LO,
        MDBS_HREG_V1_RESERVED_36,
        MDBS_HREG_V1_RESERVED_37,
        MDBS_HREG_V1_SENS_SPAN_TIMESTMP_HI,
        MDBS_HREG_V1_SENS_SPAN_TIMESTMP_LO,
        MDBS_HREG_V1_SENS_SPAN_OXGN_PPM_HI,
        MDBS_HREG_V1_SENS_SPAN_OXGN_PPM_LO,
        MDBS_HREG_V1_SENS_SPAN_OXGN_RAW_HI,
        MDBS_HREG_V1_SENS_SPAN_OXGN_RAW_LO,
        MDBS_HREG_V1_RESERVED_3E,
        MDBS_HREG_V1_RESERVED_3F,

        //V2 CONF
        MDBS_HREG_CONF_DEVICE_ID                = 0x0100,
        MDBS_HREG_CONF_HARDWARE_ID,
        MDBS_HREG_CONF_RESERVED_0102,
        MDBS_HREG_CONF_RESERVED_0103,
        MDBS_HREG_CONF_FIRMWARE_ID_HI,
        MDBS_HREG_CONF_FIRMWARE_ID_LO,
        MDBS_HREG_RESERVED_0106,
        MDBS_HREG_RESERVED_0107,
        MDBS_HREG_CONF_SERIAL_NUM_00,
        MDBS_HREG_CONF_SERIAL_NUM_01,
        MDBS_HREG_CONF_SERIAL_NUM_02,
        MDBS_HREG_CONF_SERIAL_NUM_03,
        MDBS_HREG_CONF_SERIAL_NUM_04,
        MDBS_HREG_CONF_SERIAL_NUM_05,
        MDBS_HREG_CONF_SERIAL_NUM_06,
        MDBS_HREG_CONF_SERIAL_NUM_07,

        MDBS_HREG_CONF_AFE_ADC_SPAN             = 0x0140,
        MDBS_HREG_CONF_AFE_ADC_RESOLUTION,
        MDBS_HREG_RESERVED_0142,
        MDBS_HREG_RESERVED_0143,
        MDBS_HREG_CONF_AFE_BIAS,
        MDBS_HREG_RESERVED_0145,
        MDBS_HREG_RESERVED_0146,
        MDBS_HREG_RESERVED_0147,
        MDBS_HREG_CONF_AFE_DRIFT_K_TEMP_HI,
        MDBS_HREG_CONF_AFE_DRIFT_K_TEMP_LO,
        MDBS_HREG_RESERVED_014A,
        MDBS_HREG_RESERVED_014B,
        MDBS_HREG_CONF_AFE_DRIFT_K_PRES_HI,
        MDBS_HREG_CONF_AFE_DRIFT_K_PRES_LO,
        MDBS_HREG_RESERVED_014E,
        MDBS_HREG_RESERVED_014F,

        MDBS_HREG_CONF_AD7799_MODE              = 0x0150,
        MDBS_HREG_CONF_AD7799_CONF,
        MDBS_HREG_RESERVED_0152,
        MDBS_HREG_RESERVED_0153,
        MDBS_HREG_CONF_AD7799_CHANNEL,
        MDBS_HREG_CONF_AD7799_GAIN,
        MDBS_HREG_RESERVED_0156,
        MDBS_HREG_RESERVED_0157,
        MDBS_HREG_RESERVED_0158,
        MDBS_HREG_RESERVED_0159,
        MDBS_HREG_RESERVED_015A,
        MDBS_HREG_RESERVED_015B,
        MDBS_HREG_RESERVED_015C,
        MDBS_HREG_RESERVED_015D,
        MDBS_HREG_RESERVED_015E,
        MDBS_HREG_RESERVED_015F,

        //V2 MEAS
        MDBS_HREG_SENS_MEAS_PPM_HI              = 0x0200,
        MDBS_HREG_SENS_MEAS_PPM_LO,
        MDBS_HREG_SENS_TEMP_DIGC_HI,
        MDBS_HREG_SENS_TEMP_DIGC_LO,
        MDBS_HREG_SENS_PRES_HPA_HI,
        MDBS_HREG_SENS_PRES_HPA_LO,
        MDBS_HREG_SENS_RESERVED_0206,
        MDBS_HREG_SENS_RESERVED_0207,
        MDBS_HREG_SENS_MEAS_RMSE,
        MDBS_HREG_SENS_MEAS_SENSOR_OFFSET_RAW,
        MDBS_HREG_SENS_RESERVED_020A,
        MDBS_HREG_SENS_RESERVED_020B,
        MDBS_HREG_SENS_MCU_TEMP_DIGC,
        MDBS_HREG_SENS_MCU_VDDA_mV,
        MDBS_HREG_SENS_RESERVED_020E,
        MDBS_HREG_SENS_RESERVED_020F,

        MDBS_HREG_SENS_MEAS_ADC_RAW_HI          = 0x0210,
        MDBS_HREG_SENS_MEAS_ADC_RAW_LO,
        MDBS_HREG_SENS_MEAS_TEMP_RAW_HI,
        MDBS_HREG_SENS_MEAS_TEMP_RAW_LO,
        MDBS_HREG_SENS_MEAS_PRES_RAW_HI,
        MDBS_HREG_SENS_MEAS_PRES_RAW_LO,
        MDBS_HREG_RESERVED_0216,
        MDBS_HREG_RESERVED_0217,
        MDBS_HREG_RESERVED_0218,
        MDBS_HREG_RESERVED_0219,
        MDBS_HREG_RESERVED_021A,
        MDBS_HREG_RESERVED_021B,
        MDBS_HREG_RESERVED_021C,
        MDBS_HREG_RESERVED_021D,
        MDBS_HREG_RESERVED_021E,
        MDBS_HREG_RESERVED_021F,

        MDBS_HREG_SENS_LPF_FCUT                 = 0x0220,
        MDBS_HREG_SENS_LPF_ORDER,
        MDBS_HREG_RESERVED_0222,
        MDBS_HREG_RESERVED_0223,
        MDBS_HREG_RESERVED_0224,
        MDBS_HREG_RESERVED_0225,
        MDBS_HREG_RESERVED_0226,
        MDBS_HREG_RESERVED_0227,
        MDBS_HREG_RESERVED_0228,
        MDBS_HREG_RESERVED_0229,
        MDBS_HREG_RESERVED_022A,
        MDBS_HREG_RESERVED_022B,
        MDBS_HREG_RESERVED_022C,
        MDBS_HREG_RESERVED_022D,
        MDBS_HREG_RESERVED_022E,
        MDBS_HREG_RESERVED_022F,

        //V2 STS
        MDBS_HREG_STS_LAST_ERROR                = 0x0300,
        MDBS_HREG_STS_STARTS_COUNTER,
        MDBS_HREG_RESERVED_0302,
        MDBS_HREG_RESERVED_0303,
        MDBS_HREG_RESERVED_0304,
        MDBS_HREG_RESERVED_0305,
        MDBS_HREG_RESERVED_0306,
        MDBS_HREG_RESERVED_0307,
        MDBS_HREG_RESERVED_0308,
        MDBS_HREG_RESERVED_0309,
        MDBS_HREG_RESERVED_030A,
        MDBS_HREG_RESERVED_030B,
        MDBS_HREG_RESERVED_030C,
        MDBS_HREG_RESERVED_030D,
        MDBS_HREG_RESERVED_030E,
        MDBS_HREG_RESERVED_030F,

        MDBS_HREG_MAX,
} mdbs_hreg_t;


#endif  //MDBS_DEV_O2MB_H
