INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab4/COD_lab4/COD_lab4.gen/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab4/COD_lab4/COD_lab4.gen/sources_1/ip/InstrMem/sim/InstrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab4/COD_lab4/COD_lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab4/COD_lab4/COD_lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab2/FIFO/FIFO.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab4/COD_lab4/COD_lab4.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
