
<EDKSYSTEM EDKVERSION="14.7" EDWVERSION="1.2" TIMESTAMP="Mon Jun 09 11:17:23 2014">

  <SYSTEMINFO ARCH="zynq" DEVICE="xc7z020" PACKAGE="clg484" PART="xc7z020clg484-1" SOURCE="J:/Zynq_Project/Zynq_repo/openPOWERLINK_joerg_optim/hardware/boards/xilinx-z702/mn-dual-shmem-gpio/xps/system.xmp" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" MHS_INDEX="0" NAME="RESET" RSTPOLARITY="1" SIGIS="RST" SIGNAME="RESET">
      <CONNECTIONS>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Ext_Reset_In"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MHS_INDEX="1" MSB="5" NAME="PW_LEDS_6BIT_TRI_IO" RIGHT="0" SIGNAME="PW_LEDS_6BIT_TRI_IO">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[gpio_0]" INSTANCE="leds_6bit" PORT="GPIO_IO_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="2" MSB="1" NAME="POWERLINK_LED_TRI_IO" RIGHT="0" SIGNAME="POWERLINK_LED_TRI_IO">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[gpio_0]" INSTANCE="powerlink_led" PORT="GPIO_IO_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="53" LSB="0" MHS_INDEX="3" MSB="53" NAME="processing_system7_0_MIO" RIGHT="0" SIGNAME="processing_system7_0_MIO">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="I" MHS_INDEX="4" NAME="processing_system7_0_PS_SRSTB" SIGNAME="processing_system7_0_PS_SRSTB">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="I" MHS_INDEX="5" NAME="processing_system7_0_PS_CLK" SIGIS="CLK" SIGNAME="processing_system7_0_PS_CLK">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="I" MHS_INDEX="6" NAME="processing_system7_0_PS_PORB" SIGNAME="processing_system7_0_PS_PORB">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="7" NAME="processing_system7_0_DDR_Clk" SIGIS="CLK" SIGNAME="processing_system7_0_DDR_Clk">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="8" NAME="processing_system7_0_DDR_Clk_n" SIGIS="CLK" SIGNAME="processing_system7_0_DDR_Clk_n">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="9" NAME="processing_system7_0_DDR_CKE" SIGNAME="processing_system7_0_DDR_CKE">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="10" NAME="processing_system7_0_DDR_CS_n" SIGNAME="processing_system7_0_DDR_CS_n">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="11" NAME="processing_system7_0_DDR_RAS_n" SIGNAME="processing_system7_0_DDR_RAS_n">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="12" NAME="processing_system7_0_DDR_CAS_n" SIGNAME="processing_system7_0_DDR_CAS_n">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="O" MHS_INDEX="13" NAME="processing_system7_0_DDR_WEB_pin" SIGNAME="processing_system7_0_DDR_WEB">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="2" LSB="0" MHS_INDEX="14" MSB="2" NAME="processing_system7_0_DDR_BankAddr" RIGHT="0" SIGNAME="processing_system7_0_DDR_BankAddr">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="14" LSB="0" MHS_INDEX="15" MSB="14" NAME="processing_system7_0_DDR_Addr" RIGHT="0" SIGNAME="processing_system7_0_DDR_Addr">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="16" NAME="processing_system7_0_DDR_ODT" SIGNAME="processing_system7_0_DDR_ODT">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="17" NAME="processing_system7_0_DDR_DRSTB" SIGIS="RST" SIGNAME="processing_system7_0_DDR_DRSTB">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="31" LSB="0" MHS_INDEX="18" MSB="31" NAME="processing_system7_0_DDR_DQ" RIGHT="0" SIGNAME="processing_system7_0_DDR_DQ">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="19" MSB="3" NAME="processing_system7_0_DDR_DM" RIGHT="0" SIGNAME="processing_system7_0_DDR_DM">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="20" MSB="3" NAME="processing_system7_0_DDR_DQS" RIGHT="0" SIGNAME="processing_system7_0_DDR_DQS">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="21" MSB="3" NAME="processing_system7_0_DDR_DQS_n" RIGHT="0" SIGNAME="processing_system7_0_DDR_DQS_n">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="22" NAME="processing_system7_0_DDR_VRN" SIGNAME="processing_system7_0_DDR_VRN">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="23" NAME="processing_system7_0_DDR_VRP" SIGNAME="processing_system7_0_DDR_VRP">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="24" MSB="1" NAME="Node_Switches_I_pin" RIGHT="0" SIGNAME="Node_Switches_I">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[gpio_0]" INSTANCE="node_switches" PORT="GPIO_IO_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="25" MSB="1" NAME="axi_openmac_0_iMii_rxDataValid_pin" RIGHT="0" SIGNAME="axi_openmac_0_iMii_rxDataValid">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MII]" INSTANCE="axi_openmac_0" PORT="iMii_rxDataValid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MHS_INDEX="26" MSB="7" NAME="axi_openmac_0_iMii_rxData_pin" RIGHT="0" SIGNAME="axi_openmac_0_iMii_rxData">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MII]" INSTANCE="axi_openmac_0" PORT="iMii_rxData"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="27" MSB="1" NAME="axi_openmac_0_iMii_rxError_pin" RIGHT="0" SIGNAME="axi_openmac_0_iMii_rxError">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MII]" INSTANCE="axi_openmac_0" PORT="iMii_rxError"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="28" MSB="1" NAME="axi_openmac_0_iMii_rxClk_pin" RIGHT="0" SIGIS="CLK" SIGNAME="axi_openmac_0_iMii_rxClk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MII]" INSTANCE="axi_openmac_0" PORT="iMii_rxClk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="29" MSB="1" NAME="axi_openmac_0_oMii_txEnable_pin" RIGHT="0" SIGNAME="axi_openmac_0_oMii_txEnable">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MII]" INSTANCE="axi_openmac_0" PORT="oMii_txEnable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MHS_INDEX="30" MSB="7" NAME="axi_openmac_0_oMii_txData_pin" RIGHT="0" SIGNAME="axi_openmac_0_oMii_txData">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MII]" INSTANCE="axi_openmac_0" PORT="oMii_txData"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="31" MSB="1" NAME="axi_openmac_0_iMii_txClk_pin" RIGHT="0" SIGIS="CLK" SIGNAME="axi_openmac_0_iMii_txClk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MII]" INSTANCE="axi_openmac_0" PORT="iMii_txClk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="32" MSB="1" NAME="axi_openmac_0_oSmi_nPhyRst_pin" RIGHT="0" SIGNAME="axi_openmac_0_oSmi_nPhyRst">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[SMI]" INSTANCE="axi_openmac_0" PORT="oSmi_nPhyRst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="33" MSB="1" NAME="axi_openmac_0_oSmi_clk_pin" RIGHT="0" SIGNAME="axi_openmac_0_oSmi_clk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[SMI]" INSTANCE="axi_openmac_0" PORT="oSmi_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="34" MSB="1" NAME="axi_openmac_0_ioSmi_dio_pin" RIGHT="0" SIGNAME="axi_openmac_0_ioSmi_dio">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[SMI]" INSTANCE="axi_openmac_0" PORT="ioSmi_dio"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="35" NAME="axi_powerlink_0_PHY0_PWRDWN_INT_n_pin" SIGNAME="net_vcc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_vcc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="36" NAME="axi_powerlink_0_PHY1_PWRDWN_INT_n_pin" SIGNAME="net_vcc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_vcc"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="axi4lite_0" IPTYPE="BUS" MHS_INDEX="0" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Base Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Slave Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Number of Master Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI ID Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Maximum Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Slave AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Master AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Interconnect Crossbar Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000020000000200000002">
          <DESCRIPTION>Master AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041220000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041260000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041200000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041240000">
          <DESCRIPTION>Master AXI Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004122ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004126ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004120ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004124ffff">
          <DESCRIPTION>Master AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Base ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Is Interconnect</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Slave AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000001">
          <DESCRIPTION>Slvave AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000105f5e10005f5e10005f5e10005f5e100">
          <DESCRIPTION>Master AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Interconnect Crossbar ACLK Frequency Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Propagate USER Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff">
          <DESCRIPTION>AXI Connectivity</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Single Thread</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Reordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master generates narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave accepts narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI ARB Priority</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Secure</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI W Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI W Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_INTERCONNECT_R_REGISTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interconnect Architecture</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Diagnostic Slave Port</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Check for transaction errors (DECERR)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>Slave AXI CTRL Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Diagnostic Slave Port Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Diagnostic Slave Port High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation debug</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select SI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select MI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Thread depth of DEBUG signal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="interconnect_aclk" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARESETN" DIR="O" MPD_INDEX="2" NAME="S_AXI_ARESET_OUT_N" SIGIS="RST" SIGNAME="axi4lite_0_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="3" MSB="3" NAME="M_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi4lite_0_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="axi4lite_0_S_ACLK" DIR="I" MPD_INDEX="5" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="axi4lite_0_S_ACLK" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWID" DIR="I" MPD_INDEX="6" NAME="S_AXI_AWID" SIGNAME="axi4lite_0_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="7" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_0_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="8" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi4lite_0_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi4lite_0_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi4lite_0_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="11" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi4lite_0_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="12" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi4lite_0_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="13" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi4lite_0_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="14" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi4lite_0_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWUSER" DIR="I" MPD_INDEX="15" NAME="S_AXI_AWUSER" SIGNAME="axi4lite_0_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWVALID" DIR="I" MPD_INDEX="16" NAME="S_AXI_AWVALID" SIGNAME="axi4lite_0_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_AWREADY" DIR="O" MPD_INDEX="17" NAME="S_AXI_AWREADY" SIGNAME="axi4lite_0_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_WID" DIR="I" MPD_INDEX="18" NAME="S_AXI_WID" SIGNAME="axi4lite_0_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_0_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="20" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_0_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_WLAST" DIR="I" MPD_INDEX="21" NAME="S_AXI_WLAST" SIGNAME="axi4lite_0_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_WUSER" DIR="I" MPD_INDEX="22" NAME="S_AXI_WUSER" SIGNAME="axi4lite_0_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_WVALID" DIR="I" MPD_INDEX="23" NAME="S_AXI_WVALID" SIGNAME="axi4lite_0_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_WREADY" DIR="O" MPD_INDEX="24" NAME="S_AXI_WREADY" SIGNAME="axi4lite_0_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_BID" DIR="O" MPD_INDEX="25" NAME="S_AXI_BID" SIGNAME="axi4lite_0_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_0_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_BUSER" DIR="O" MPD_INDEX="27" NAME="S_AXI_BUSER" SIGNAME="axi4lite_0_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_BVALID" DIR="O" MPD_INDEX="28" NAME="S_AXI_BVALID" SIGNAME="axi4lite_0_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_BREADY" DIR="I" MPD_INDEX="29" NAME="S_AXI_BREADY" SIGNAME="axi4lite_0_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARID" DIR="I" MPD_INDEX="30" NAME="S_AXI_ARID" SIGNAME="axi4lite_0_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="31" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_0_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="32" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi4lite_0_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="33" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi4lite_0_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="34" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi4lite_0_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi4lite_0_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi4lite_0_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="37" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi4lite_0_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="38" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi4lite_0_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARUSER" DIR="I" MPD_INDEX="39" NAME="S_AXI_ARUSER" SIGNAME="axi4lite_0_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARVALID" DIR="I" MPD_INDEX="40" NAME="S_AXI_ARVALID" SIGNAME="axi4lite_0_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_ARREADY" DIR="O" MPD_INDEX="41" NAME="S_AXI_ARREADY" SIGNAME="axi4lite_0_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_RID" DIR="O" MPD_INDEX="42" NAME="S_AXI_RID" SIGNAME="axi4lite_0_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="43" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_0_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="44" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_0_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_RLAST" DIR="O" MPD_INDEX="45" NAME="S_AXI_RLAST" SIGNAME="axi4lite_0_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_RUSER" DIR="O" MPD_INDEX="46" NAME="S_AXI_RUSER" SIGNAME="axi4lite_0_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_RVALID" DIR="O" MPD_INDEX="47" NAME="S_AXI_RVALID" SIGNAME="axi4lite_0_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_S_RREADY" DIR="I" MPD_INDEX="48" NAME="S_AXI_RREADY" SIGNAME="axi4lite_0_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ACLK" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="49" MSB="3" NAME="M_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="axi4lite_0_M_ACLK" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWID" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="50" MSB="3" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi4lite_0_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="51" MSB="127" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_0_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="52" MSB="31" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi4lite_0_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="53" MSB="11" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi4lite_0_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="54" MSB="7" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi4lite_0_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="55" MSB="7" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi4lite_0_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="56" MSB="15" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi4lite_0_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="57" MSB="11" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi4lite_0_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="58" MSB="15" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi4lite_0_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="59" MSB="15" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi4lite_0_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="60" MSB="3" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="axi4lite_0_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWVALID" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="61" MSB="3" NAME="M_AXI_AWVALID" RIGHT="0" SIGNAME="axi4lite_0_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_AWREADY" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="62" MSB="3" NAME="M_AXI_AWREADY" RIGHT="0" SIGNAME="axi4lite_0_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_WID" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="63" MSB="3" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi4lite_0_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="64" MSB="127" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_0_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="65" MSB="15" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_0_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_WLAST" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="66" MSB="3" NAME="M_AXI_WLAST" RIGHT="0" SIGNAME="axi4lite_0_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_WUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="67" MSB="3" NAME="M_AXI_WUSER" RIGHT="0" SIGNAME="axi4lite_0_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_WVALID" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="68" MSB="3" NAME="M_AXI_WVALID" RIGHT="0" SIGNAME="axi4lite_0_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_WREADY" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="69" MSB="3" NAME="M_AXI_WREADY" RIGHT="0" SIGNAME="axi4lite_0_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_BID" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="70" MSB="3" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi4lite_0_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="71" MSB="7" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_0_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_BUSER" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="72" MSB="3" NAME="M_AXI_BUSER" RIGHT="0" SIGNAME="axi4lite_0_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_BVALID" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="73" MSB="3" NAME="M_AXI_BVALID" RIGHT="0" SIGNAME="axi4lite_0_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_BREADY" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="74" MSB="3" NAME="M_AXI_BREADY" RIGHT="0" SIGNAME="axi4lite_0_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARID" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="75" MSB="3" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi4lite_0_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="76" MSB="127" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_0_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="77" MSB="31" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi4lite_0_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="78" MSB="11" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi4lite_0_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="79" MSB="7" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi4lite_0_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="80" MSB="7" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi4lite_0_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="81" MSB="15" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi4lite_0_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="82" MSB="11" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi4lite_0_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="83" MSB="15" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi4lite_0_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="84" MSB="15" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi4lite_0_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="85" MSB="3" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="axi4lite_0_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARVALID" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="86" MSB="3" NAME="M_AXI_ARVALID" RIGHT="0" SIGNAME="axi4lite_0_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_ARREADY" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="87" MSB="3" NAME="M_AXI_ARREADY" RIGHT="0" SIGNAME="axi4lite_0_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_RID" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="88" MSB="3" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi4lite_0_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="89" MSB="127" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_0_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="90" MSB="7" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_0_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_RLAST" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="91" MSB="3" NAME="M_AXI_RLAST" RIGHT="0" SIGNAME="axi4lite_0_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_RUSER" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="92" MSB="3" NAME="M_AXI_RUSER" RIGHT="0" SIGNAME="axi4lite_0_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_RVALID" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="93" MSB="3" NAME="M_AXI_RVALID" RIGHT="0" SIGNAME="axi4lite_0_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_0_M_RREADY" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="94" MSB="3" NAME="M_AXI_RREADY" RIGHT="0" SIGNAME="axi4lite_0_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="leds_6bit" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="powerlink_led" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="host_benchmark_pio" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="node_switches" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="142" MSB="23" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="144" MSB="23" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="145" MSB="4" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="146" MSB="31" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="147" MSB="5" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="148" MSB="31" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="149" MSB="6" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="151" MSB="23" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="153" MSB="23" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="154" MSB="4" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="155" MSB="31" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="156" MSB="5" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="157" MSB="31" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="158" MSB="6" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="160" MSB="23" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="162" MSB="23" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="163" MSB="4" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="164" MSB="31" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="165" MSB="5" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="166" MSB="31" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="167" MSB="6" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="169" MSB="23" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="171" MSB="23" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="172" MSB="4" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="173" MSB="31" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="174" MSB="5" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="175" MSB="31" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="176" MSB="6" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="178" MSB="23" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="180" MSB="23" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="181" MSB="4" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="182" MSB="31" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="183" MSB="5" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="184" MSB="31" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="185" MSB="6" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="187" MSB="23" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="189" MSB="23" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="190" MSB="4" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="191" MSB="31" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="192" MSB="5" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="193" MSB="31" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="194" MSB="6" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="196" MSB="23" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="198" MSB="23" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="199" MSB="4" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="200" MSB="31" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="201" MSB="5" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="202" MSB="31" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="203" MSB="6" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="interconnect_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="axi4lite_mb_0" IPTYPE="BUS" MHS_INDEX="1" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Base Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Slave Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>Number of Master Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AXI ID Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Maximum Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Slave AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Master AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Interconnect Crossbar Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000200000002000000020000000200000000">
          <DESCRIPTION>Master AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000060a00000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff00000000788200000000000078800000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041200000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000043400000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041800000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff">
          <DESCRIPTION>Master AXI Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060a0ffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007882ffff000000007880ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004120ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004340ffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004180ffff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Base ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Is Interconnect</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000105f5e100">
          <DESCRIPTION>Slave AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slvave AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001000000010000000105f5e10005f5e10005f5e10005f5e10005f5e10000000001">
          <DESCRIPTION>Master AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000001">
          <DESCRIPTION>Master AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Interconnect Crossbar ACLK Frequency Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Propagate USER Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ARUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff">
          <DESCRIPTION>AXI Connectivity</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Single Thread</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Reordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111110">
          <DESCRIPTION>Master generates narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave accepts narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI ARB Priority</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Secure</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI W Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI W Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_INTERCONNECT_R_REGISTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interconnect Architecture</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Diagnostic Slave Port</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Check for transaction errors (DECERR)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>Slave AXI CTRL Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Diagnostic Slave Port Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Diagnostic Slave Port High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation debug</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select SI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select MI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Thread depth of DEBUG signal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="interconnect_aclk" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARESETN" DIR="O" MPD_INDEX="2" NAME="S_AXI_ARESET_OUT_N" SIGIS="RST" SIGNAME="axi4lite_mb_0_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="3" MSB="5" NAME="M_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi4lite_mb_0_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ACLK" DIR="I" MPD_INDEX="5" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="axi4lite_mb_0_S_ACLK" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWID" DIR="I" MPD_INDEX="6" NAME="S_AXI_AWID" SIGNAME="axi4lite_mb_0_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="7" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="8" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="11" MSB="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="12" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="13" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="14" MSB="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWUSER" DIR="I" MPD_INDEX="15" NAME="S_AXI_AWUSER" SIGNAME="axi4lite_mb_0_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWVALID" DIR="I" MPD_INDEX="16" NAME="S_AXI_AWVALID" SIGNAME="axi4lite_mb_0_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_AWREADY" DIR="O" MPD_INDEX="17" NAME="S_AXI_AWREADY" SIGNAME="axi4lite_mb_0_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_WID" DIR="I" MPD_INDEX="18" NAME="S_AXI_WID" SIGNAME="axi4lite_mb_0_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="20" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_mb_0_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_WLAST" DIR="I" MPD_INDEX="21" NAME="S_AXI_WLAST" SIGNAME="axi4lite_mb_0_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_WUSER" DIR="I" MPD_INDEX="22" NAME="S_AXI_WUSER" SIGNAME="axi4lite_mb_0_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_WVALID" DIR="I" MPD_INDEX="23" NAME="S_AXI_WVALID" SIGNAME="axi4lite_mb_0_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_WREADY" DIR="O" MPD_INDEX="24" NAME="S_AXI_WREADY" SIGNAME="axi4lite_mb_0_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_BID" DIR="O" MPD_INDEX="25" NAME="S_AXI_BID" SIGNAME="axi4lite_mb_0_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_BUSER" DIR="O" MPD_INDEX="27" NAME="S_AXI_BUSER" SIGNAME="axi4lite_mb_0_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_BVALID" DIR="O" MPD_INDEX="28" NAME="S_AXI_BVALID" SIGNAME="axi4lite_mb_0_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_BREADY" DIR="I" MPD_INDEX="29" NAME="S_AXI_BREADY" SIGNAME="axi4lite_mb_0_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARID" DIR="I" MPD_INDEX="30" NAME="S_AXI_ARID" SIGNAME="axi4lite_mb_0_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="31" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="32" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="33" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="34" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="37" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="38" MSB="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARUSER" DIR="I" MPD_INDEX="39" NAME="S_AXI_ARUSER" SIGNAME="axi4lite_mb_0_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARVALID" DIR="I" MPD_INDEX="40" NAME="S_AXI_ARVALID" SIGNAME="axi4lite_mb_0_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_ARREADY" DIR="O" MPD_INDEX="41" NAME="S_AXI_ARREADY" SIGNAME="axi4lite_mb_0_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_RID" DIR="O" MPD_INDEX="42" NAME="S_AXI_RID" SIGNAME="axi4lite_mb_0_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="43" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="44" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_RLAST" DIR="O" MPD_INDEX="45" NAME="S_AXI_RLAST" SIGNAME="axi4lite_mb_0_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_RUSER" DIR="O" MPD_INDEX="46" NAME="S_AXI_RUSER" SIGNAME="axi4lite_mb_0_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_RVALID" DIR="O" MPD_INDEX="47" NAME="S_AXI_RVALID" SIGNAME="axi4lite_mb_0_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_S_RREADY" DIR="I" MPD_INDEX="48" NAME="S_AXI_RREADY" SIGNAME="axi4lite_mb_0_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="pcp" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ACLK" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="49" MSB="5" NAME="M_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="axi4lite_mb_0_M_ACLK" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="50" MSB="5" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="51" MSB="191" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="52" MSB="47" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="53" MSB="17" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="54" MSB="11" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="55" MSB="11" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="56" MSB="23" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="57" MSB="17" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="58" MSB="23" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="59" MSB="23" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="60" MSB="5" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="61" MSB="5" NAME="M_AXI_AWVALID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_AWREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="62" MSB="5" NAME="M_AXI_AWREADY" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_WID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="63" MSB="5" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="64" MSB="191" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="65" MSB="23" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_WLAST" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="66" MSB="5" NAME="M_AXI_WLAST" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_WUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="67" MSB="5" NAME="M_AXI_WUSER" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_WVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="68" MSB="5" NAME="M_AXI_WVALID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_WREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="69" MSB="5" NAME="M_AXI_WREADY" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_BID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="70" MSB="5" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="71" MSB="11" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_BUSER" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="72" MSB="5" NAME="M_AXI_BUSER" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_BVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="73" MSB="5" NAME="M_AXI_BVALID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_BREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="74" MSB="5" NAME="M_AXI_BREADY" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="75" MSB="5" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="76" MSB="191" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="47" LSB="0" MPD_INDEX="77" MSB="47" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="78" MSB="17" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="79" MSB="11" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="80" MSB="11" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="81" MSB="23" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="17" LSB="0" MPD_INDEX="82" MSB="17" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="83" MSB="23" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="84" MSB="23" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="85" MSB="5" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARVALID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="86" MSB="5" NAME="M_AXI_ARVALID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_ARREADY" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="87" MSB="5" NAME="M_AXI_ARREADY" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_RID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="88" MSB="5" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="191" LSB="0" MPD_INDEX="89" MSB="191" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="90" MSB="11" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_RLAST" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="91" MSB="5" NAME="M_AXI_RLAST" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_RUSER" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="92" MSB="5" NAME="M_AXI_RUSER" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_RVALID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="93" MSB="5" NAME="M_AXI_RVALID" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4lite_mb_0_M_RREADY" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="94" MSB="5" NAME="M_AXI_RREADY" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="pcp_intc" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="debug_module" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="benchmark_pio" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_REG]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_REG_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_MAC_PKT]" INSTANCE="axi_openmac_0" PORT="S_AXI_MAC_PKT_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="142" MSB="23" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="144" MSB="23" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="145" MSB="4" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="146" MSB="31" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="147" MSB="5" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="148" MSB="31" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="149" MSB="6" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="151" MSB="23" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="153" MSB="23" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="154" MSB="4" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="155" MSB="31" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="156" MSB="5" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="157" MSB="31" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="158" MSB="6" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="160" MSB="23" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="162" MSB="23" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="163" MSB="4" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="164" MSB="31" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="165" MSB="5" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="166" MSB="31" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="167" MSB="6" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="169" MSB="23" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="171" MSB="23" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="172" MSB="4" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="173" MSB="31" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="174" MSB="5" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="175" MSB="31" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="176" MSB="6" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="178" MSB="23" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="180" MSB="23" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="181" MSB="4" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="182" MSB="31" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="183" MSB="5" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="184" MSB="31" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="185" MSB="6" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="187" MSB="23" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="189" MSB="23" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="190" MSB="4" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="191" MSB="31" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="192" MSB="5" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="193" MSB="31" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="194" MSB="6" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="196" MSB="23" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="198" MSB="23" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="199" MSB="4" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="200" MSB="31" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="201" MSB="5" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="202" MSB="31" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="203" MSB="6" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="interconnect_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="axi4_0" IPTYPE="BUS" IS_CROSSBAR="TRUE" MHS_INDEX="2" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Base Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of Slave Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Master Slots </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>AXI ID Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Widgth </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Maximum Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Slave AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020">
          <DESCRIPTION>Master AXI Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Interconnect Crossbar Data Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff">
          <DESCRIPTION>Master AXI Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000100000000">
          <DESCRIPTION>Slave AXI Base ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Thread ID Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Is Interconnect</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000105f5e10005f5e10005f5e100">
          <DESCRIPTION>Slave AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slvave AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI ACLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000001">
          <DESCRIPTION>Master AXI Is ACLK ASYNC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Interconnect Crossbar ACLK Frequency Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111101">
          <DESCRIPTION>Slave AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Write</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Read</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Propagate USER Signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>AWUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>ARUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>WUSER Signal Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>RUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>BUSER Signal Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007">
          <DESCRIPTION>AXI Connectivity</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Single Thread</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Supports Reordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111100">
          <DESCRIPTION>Master generates narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave accepts narrow bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000020">
          <DESCRIPTION>Slave AXI Write Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000200000002">
          <DESCRIPTION>Slave AXI Read Acceptance</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Write Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001">
          <DESCRIPTION>Master AXI Read Issuing</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI ARB Priority</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Secure</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Slave AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Slave AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Write FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Write FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111">
          <DESCRIPTION>Master AXI Read FIFO Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000">
          <DESCRIPTION>Master AXI Read FIFO Delay</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI W Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Slave AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AW Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI AR Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI W Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI R Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
          <DESCRIPTION>Master AXI B Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_INTERCONNECT_R_REGISTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Interconnect Architecture</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Diagnostic Slave Port</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Check for transaction errors (DECERR)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>Slave AXI CTRL Protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Slave AXI CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Diagnostic Slave Port Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Diagnostic Slave Port High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Simulation debug</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select SI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Select MI slot for DEBUG outputs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Thread depth of DEBUG signal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="INTERCONNECT_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="2" MSB="2" NAME="S_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="axi4_0_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARESETN" DIR="O" MPD_INDEX="3" NAME="M_AXI_ARESET_OUT_N" SIGIS="RST" SIGNAME="axi4_0_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="axi4_0_S_ACLK" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="5" MSB="2" NAME="S_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="axi4_0_S_ACLK" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="6" MSB="5" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="axi4_0_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="7" MSB="95" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4_0_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="8" MSB="23" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="axi4_0_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="9" MSB="8" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="axi4_0_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="10" MSB="5" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="axi4_0_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="11" MSB="5" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="axi4_0_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="12" MSB="11" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="axi4_0_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="13" MSB="8" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="axi4_0_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="14" MSB="11" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="axi4_0_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWUSER" DIR="I" ENDIAN="LITTLE" LEFT="14" LSB="0" MPD_INDEX="15" MSB="14" NAME="S_AXI_AWUSER" RIGHT="0" SIGNAME="axi4_0_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWVALID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="16" MSB="2" NAME="S_AXI_AWVALID" RIGHT="0" SIGNAME="axi4_0_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_AWREADY" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="17" MSB="2" NAME="S_AXI_AWREADY" RIGHT="0" SIGNAME="axi4_0_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_AWREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_AWREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_WID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="18" MSB="5" NAME="S_AXI_WID" RIGHT="0" SIGNAME="axi4_0_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="19" MSB="95" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4_0_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_WDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_WDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="20" MSB="11" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4_0_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_WSTRB"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_WSTRB"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_WLAST" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="21" MSB="2" NAME="S_AXI_WLAST" RIGHT="0" SIGNAME="axi4_0_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_WLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_WLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_WUSER" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="22" MSB="2" NAME="S_AXI_WUSER" RIGHT="0" SIGNAME="axi4_0_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_WUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_WVALID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="23" MSB="2" NAME="S_AXI_WVALID" RIGHT="0" SIGNAME="axi4_0_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_WVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_WVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_WREADY" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="24" MSB="2" NAME="S_AXI_WREADY" RIGHT="0" SIGNAME="axi4_0_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_WREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_WREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_BID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="25" MSB="5" NAME="S_AXI_BID" RIGHT="0" SIGNAME="axi4_0_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_BID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="26" MSB="5" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4_0_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_BRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_BRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_BUSER" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="27" MSB="2" NAME="S_AXI_BUSER" RIGHT="0" SIGNAME="axi4_0_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_BUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_BVALID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="28" MSB="2" NAME="S_AXI_BVALID" RIGHT="0" SIGNAME="axi4_0_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_BVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_BVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_BREADY" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="29" MSB="2" NAME="S_AXI_BREADY" RIGHT="0" SIGNAME="axi4_0_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_BREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_BREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARID" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="30" MSB="5" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="axi4_0_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="31" MSB="95" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4_0_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="32" MSB="23" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="axi4_0_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="33" MSB="8" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="axi4_0_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="34" MSB="5" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="axi4_0_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="35" MSB="5" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="axi4_0_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="36" MSB="11" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="axi4_0_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="37" MSB="8" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="axi4_0_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="38" MSB="11" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="axi4_0_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARUSER" DIR="I" ENDIAN="LITTLE" LEFT="14" LSB="0" MPD_INDEX="39" MSB="14" NAME="S_AXI_ARUSER" RIGHT="0" SIGNAME="axi4_0_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARVALID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="40" MSB="2" NAME="S_AXI_ARVALID" RIGHT="0" SIGNAME="axi4_0_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_ARREADY" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="41" MSB="2" NAME="S_AXI_ARREADY" RIGHT="0" SIGNAME="axi4_0_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_ARREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_ARREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_RID" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="42" MSB="5" NAME="S_AXI_RID" RIGHT="0" SIGNAME="axi4_0_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_RID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="43" MSB="95" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4_0_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_RDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_RDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="44" MSB="5" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4_0_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_RRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_RRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_RLAST" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="45" MSB="2" NAME="S_AXI_RLAST" RIGHT="0" SIGNAME="axi4_0_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_RLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_RLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_RUSER" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="46" MSB="2" NAME="S_AXI_RUSER" RIGHT="0" SIGNAME="axi4_0_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_RUSER"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_RVALID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="47" MSB="2" NAME="S_AXI_RVALID" RIGHT="0" SIGNAME="axi4_0_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_RVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_RVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_S_RREADY" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="48" MSB="2" NAME="S_AXI_RREADY" RIGHT="0" SIGNAME="axi4_0_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_IC]" INSTANCE="pcp" PORT="M_AXI_IC_RREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DC]" INSTANCE="pcp" PORT="M_AXI_DC_RREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MAC_DMA]" INSTANCE="axi_openmac_0" PORT="M_AXI_MAC_DMA_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ACLK" DIR="I" MPD_INDEX="49" NAME="M_AXI_ACLK" SIGIS="CLK" SIGNAME="axi4_0_M_ACLK" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="50" MSB="1" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="axi4_0_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="51" MSB="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="axi4_0_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="52" MSB="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="axi4_0_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="53" MSB="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="axi4_0_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="axi4_0_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="55" MSB="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="axi4_0_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="axi4_0_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="57" MSB="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="axi4_0_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="58" MSB="3" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="axi4_0_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="59" MSB="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="axi4_0_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="60" MSB="4" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="axi4_0_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWVALID" DIR="O" MPD_INDEX="61" NAME="M_AXI_AWVALID" SIGNAME="axi4_0_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_AWREADY" DIR="I" MPD_INDEX="62" NAME="M_AXI_AWREADY" SIGNAME="axi4_0_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_WID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="63" MSB="1" NAME="M_AXI_WID" RIGHT="0" SIGNAME="axi4_0_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="64" MSB="31" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="axi4_0_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="65" MSB="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="axi4_0_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_WLAST" DIR="O" MPD_INDEX="66" NAME="M_AXI_WLAST" SIGNAME="axi4_0_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_WUSER" DIR="O" MPD_INDEX="67" NAME="M_AXI_WUSER" SIGNAME="axi4_0_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_WVALID" DIR="O" MPD_INDEX="68" NAME="M_AXI_WVALID" SIGNAME="axi4_0_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_WREADY" DIR="I" MPD_INDEX="69" NAME="M_AXI_WREADY" SIGNAME="axi4_0_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_BID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="70" MSB="1" NAME="M_AXI_BID" RIGHT="0" SIGNAME="axi4_0_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="71" MSB="1" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="axi4_0_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_BUSER" DIR="I" MPD_INDEX="72" NAME="M_AXI_BUSER" SIGNAME="axi4_0_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_BVALID" DIR="I" MPD_INDEX="73" NAME="M_AXI_BVALID" SIGNAME="axi4_0_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_BREADY" DIR="O" MPD_INDEX="74" NAME="M_AXI_BREADY" SIGNAME="axi4_0_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="75" MSB="1" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="axi4_0_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="76" MSB="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="axi4_0_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="77" MSB="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="axi4_0_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="78" MSB="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="axi4_0_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="79" MSB="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="axi4_0_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="80" MSB="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="axi4_0_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="81" MSB="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="axi4_0_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="82" MSB="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="axi4_0_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="83" MSB="3" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="axi4_0_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="84" MSB="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="axi4_0_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="85" MSB="4" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="axi4_0_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARVALID" DIR="O" MPD_INDEX="86" NAME="M_AXI_ARVALID" SIGNAME="axi4_0_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_ARREADY" DIR="I" MPD_INDEX="87" NAME="M_AXI_ARREADY" SIGNAME="axi4_0_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_RID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="88" MSB="1" NAME="M_AXI_RID" RIGHT="0" SIGNAME="axi4_0_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="89" MSB="31" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="axi4_0_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="90" MSB="1" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="axi4_0_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_RLAST" DIR="I" MPD_INDEX="91" NAME="M_AXI_RLAST" SIGNAME="axi4_0_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_RUSER" DIR="I" MPD_INDEX="92" NAME="M_AXI_RUSER" SIGNAME="axi4_0_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_RVALID" DIR="I" MPD_INDEX="93" NAME="M_AXI_RVALID" SIGNAME="axi4_0_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="axi4_0_M_RREADY" DIR="O" MPD_INDEX="94" NAME="M_AXI_RREADY" SIGNAME="axi4_0_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="142" MSB="24" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="144" MSB="24" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="145" MSB="5" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="146" MSB="31" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="147" MSB="6" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="148" MSB="31" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="149" MSB="6" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="151" MSB="24" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="153" MSB="24" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="154" MSB="5" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="155" MSB="31" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="156" MSB="6" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="157" MSB="31" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="158" MSB="6" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="160" MSB="24" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="162" MSB="24" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="163" MSB="5" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="164" MSB="31" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="165" MSB="6" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="166" MSB="31" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="167" MSB="6" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="169" MSB="24" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="171" MSB="24" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="172" MSB="5" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="173" MSB="31" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="174" MSB="6" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="175" MSB="31" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="176" MSB="6" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="178" MSB="24" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="180" MSB="24" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="181" MSB="5" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="182" MSB="31" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="183" MSB="6" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="184" MSB="31" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="185" MSB="6" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="187" MSB="24" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="189" MSB="24" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="190" MSB="5" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="191" MSB="31" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="192" MSB="6" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="193" MSB="31" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="194" MSB="6" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="196" MSB="24" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="24" LSB="0" MPD_INDEX="198" MSB="24" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="199" MSB="5" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="200" MSB="31" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="201" MSB="6" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="202" MSB="31" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="203" MSB="6" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERCONNECT_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.00.a" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" MHS_INDEX="3" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset">
      <DESCRIPTION TYPE="SHORT">Processor System Reset Module</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Reset management module</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sys_reset.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_SUBFAMILY" TYPE="string" VALUE="lx">
          <DESCRIPTION>Device Subfamily</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_EXT_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The External Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_AUX_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The Auxiliary Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="C_AUX_RESET_HIGH" TYPE="std_logic" VALUE="0">
          <DESCRIPTION>Auxiliary Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_NUM_BUS_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Structure Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_NUM_PERP_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_NUM_INTERCONNECT_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Interconnect Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_NUM_PERP_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_FAMILY" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="3" NAME="MB_Debug_Sys_Rst" SIGIS="RST" SIGNAME="proc_sys_reset_0_MB_Debug_Sys_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="17" NAME="MB_Reset" SIGIS="RST" SIGNAME="proc_sys_reset_0_MB_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp" PORT="MB_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="Slowest_sync_clk" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK1">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="20" NAME="Interconnect_aresetn" SIGIS="RST" SIGNAME="proc_sys_reset_0_Interconnect_aresetn" VECFORMULA="[0:C_NUM_INTERCONNECT_ARESETN-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="INTERCONNECT_ARESETN"/>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="INTERCONNECT_ARESETN"/>
            <CONNECTION INSTANCE="axi4_0" PORT="INTERCONNECT_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="Ext_Reset_In" SIGIS="RST" SIGNAME="RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="Aux_Reset_In" SIGIS="RST" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="18" NAME="Bus_Struct_Reset" SIGIS="RST" SIGNAME="proc_sys_reset_0_Bus_Struct_Reset_0" VECFORMULA="[0:C_NUM_BUS_RST-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="SYS_RST"/>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="SYS_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="10" NAME="Dcm_locked" SIGNAME="net_vcc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_vcc"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="4" NAME="Core_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="5" NAME="Chip_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="6" NAME="System_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="Core_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="Chip_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="System_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="11" NAME="RstcPPCresetcore_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="12" NAME="RstcPPCresetchip_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="13" NAME="RstcPPCresetsys_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="RstcPPCresetcore_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="15" NAME="RstcPPCresetchip_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="16" NAME="RstcPPCresetsys_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="19" NAME="Peripheral_Reset" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_RST-1]"/>
        <PORT DIR="O" MPD_INDEX="21" NAME="Peripheral_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_ARESETN-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_VALID="FALSE" MPD_INDEX="0" NAME="RESETPPC0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_VALID="FALSE" MPD_INDEX="1" NAME="RESETPPC1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE BUSSTD="LMB" BUSSTD_PSF="LMB" HWVERSION="2.00.b" INSTANCE="pcp_ilmb" IPTYPE="BUS" MHS_INDEX="4" MODCLASS="BUS" MODTYPE="lmb_v10">
      <DESCRIPTION TYPE="SHORT">Local Memory Bus (LMB) 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_LMB_NUM_SLAVES" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Slaves </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Active High External Reset</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="SYS_RST" SIGIS="RST" SIGNAME="proc_sys_reset_0_Bus_Struct_Reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="LMB_CLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_Rst" DIR="O" MPD_INDEX="2" NAME="LMB_Rst" SIGIS="RST" SIGNAME="pcp_ilmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="pcp_ilmb_M_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="pcp" PORT="INSTR_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_M_ReadStrobe" DIR="I" MPD_INDEX="4" NAME="M_ReadStrobe" SIGNAME="pcp_ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="pcp" PORT="IFETCH"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_M_WriteStrobe" DIR="I" MPD_INDEX="5" NAME="M_WriteStrobe" SIGNAME="pcp_ilmb_M_WriteStrobe">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_M_AddrStrobe" DIR="I" MPD_INDEX="6" NAME="M_AddrStrobe" SIGNAME="pcp_ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="pcp" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_M_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="M_DBus" RIGHT="31" SIGNAME="pcp_ilmb_M_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="8" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="pcp_ilmb_M_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_Sl_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="9" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="pcp_ilmb_Sl_DBus" VECFORMULA="[0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_Sl_Ready" DIR="I" MPD_INDEX="10" NAME="Sl_Ready" SIGNAME="pcp_ilmb_Sl_Ready" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_Sl_Wait" DIR="I" MPD_INDEX="11" NAME="Sl_Wait" SIGNAME="pcp_ilmb_Sl_Wait" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_Sl_UE" DIR="I" MPD_INDEX="12" NAME="Sl_UE" SIGNAME="pcp_ilmb_Sl_UE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_Sl_CE" DIR="I" MPD_INDEX="13" NAME="Sl_CE" SIGNAME="pcp_ilmb_Sl_CE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="pcp_ilmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_ReadStrobe" DIR="O" MPD_INDEX="15" NAME="LMB_ReadStrobe" SIGNAME="pcp_ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_WriteStrobe" DIR="O" MPD_INDEX="16" NAME="LMB_WriteStrobe" SIGNAME="pcp_ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_AddrStrobe" DIR="O" MPD_INDEX="17" NAME="LMB_AddrStrobe" SIGNAME="pcp_ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_ReadDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="18" MSB="0" NAME="LMB_ReadDBus" RIGHT="31" SIGNAME="pcp_ilmb_LMB_ReadDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="pcp" PORT="INSTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_WriteDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="pcp_ilmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_Ready" DIR="O" MPD_INDEX="20" NAME="LMB_Ready" SIGNAME="pcp_ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="pcp" PORT="IREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_Wait" DIR="O" MPD_INDEX="21" NAME="LMB_Wait" SIGNAME="pcp_ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="pcp" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_UE" DIR="O" MPD_INDEX="22" NAME="LMB_UE" SIGNAME="pcp_ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="pcp" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_CE" DIR="O" MPD_INDEX="23" NAME="LMB_CE" SIGNAME="pcp_ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="pcp" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_ilmb_LMB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="24" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="pcp_ilmb_LMB_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_i_bram_ctrl" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE BUSSTD="LMB" BUSSTD_PSF="LMB" HWVERSION="2.00.b" INSTANCE="pcp_dlmb" IPTYPE="BUS" MHS_INDEX="5" MODCLASS="BUS" MODTYPE="lmb_v10">
      <DESCRIPTION TYPE="SHORT">Local Memory Bus (LMB) 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_LMB_NUM_SLAVES" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Slaves </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Active High External Reset</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="SYS_RST" SIGIS="RST" SIGNAME="proc_sys_reset_0_Bus_Struct_Reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="LMB_CLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_Rst" DIR="O" MPD_INDEX="2" NAME="LMB_Rst" SIGIS="RST" SIGNAME="pcp_dlmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="LMB_Rst"/>
            <CONNECTION BUSINTERFACE="[DLMB:ILMB]" INSTANCE="pcp" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="pcp_dlmb_M_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="DATA_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_M_ReadStrobe" DIR="I" MPD_INDEX="4" NAME="M_ReadStrobe" SIGNAME="pcp_dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="READ_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_M_WriteStrobe" DIR="I" MPD_INDEX="5" NAME="M_WriteStrobe" SIGNAME="pcp_dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="WRITE_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_M_AddrStrobe" DIR="I" MPD_INDEX="6" NAME="M_AddrStrobe" SIGNAME="pcp_dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_M_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="M_DBus" RIGHT="31" SIGNAME="pcp_dlmb_M_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="DATA_WRITE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="8" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="pcp_dlmb_M_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="BYTE_ENABLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_Sl_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="9" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="pcp_dlmb_Sl_DBus" VECFORMULA="[0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_Sl_Ready" DIR="I" MPD_INDEX="10" NAME="Sl_Ready" SIGNAME="pcp_dlmb_Sl_Ready" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_Sl_Wait" DIR="I" MPD_INDEX="11" NAME="Sl_Wait" SIGNAME="pcp_dlmb_Sl_Wait" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_Sl_UE" DIR="I" MPD_INDEX="12" NAME="Sl_UE" SIGNAME="pcp_dlmb_Sl_UE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_Sl_CE" DIR="I" MPD_INDEX="13" NAME="Sl_CE" SIGNAME="pcp_dlmb_Sl_CE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="pcp_dlmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_ReadStrobe" DIR="O" MPD_INDEX="15" NAME="LMB_ReadStrobe" SIGNAME="pcp_dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_WriteStrobe" DIR="O" MPD_INDEX="16" NAME="LMB_WriteStrobe" SIGNAME="pcp_dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_AddrStrobe" DIR="O" MPD_INDEX="17" NAME="LMB_AddrStrobe" SIGNAME="pcp_dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_ReadDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="18" MSB="0" NAME="LMB_ReadDBus" RIGHT="31" SIGNAME="pcp_dlmb_LMB_ReadDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="DATA_READ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_WriteDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="pcp_dlmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_Ready" DIR="O" MPD_INDEX="20" NAME="LMB_Ready" SIGNAME="pcp_dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="DREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_Wait" DIR="O" MPD_INDEX="21" NAME="LMB_Wait" SIGNAME="pcp_dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="DWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_UE" DIR="O" MPD_INDEX="22" NAME="LMB_UE" SIGNAME="pcp_dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_CE" DIR="O" MPD_INDEX="23" NAME="LMB_CE" SIGNAME="pcp_dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="pcp" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="pcp_dlmb_LMB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="24" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="pcp_dlmb_LMB_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="pcp_d_bram_ctrl" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="3.10.c" INSTANCE="pcp_d_bram_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="6" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">LMB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg061-lmb-bram-if-cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x40000000">
          <DESCRIPTION>LMB BRAM Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x40007FFF">
          <DESCRIPTION>LMB BRAM High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_FAMILY" TYPE="string" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="3" MSB="0" NAME="C_MASK" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="4" MSB="0" NAME="C_MASK1" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB1 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="5" MSB="0" NAME="C_MASK2" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB2 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="6" MSB="0" NAME="C_MASK3" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB3 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ECC" TYPE="integer" VALUE="0">
          <DESCRIPTION>Error Correction Code </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_INTERCONNECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select Interconnect </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_FAULT_INJECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Fault Inject Registers </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_CE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_UE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Uncorrectable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_ECC_STATUS_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC Status and Control Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_ECC_ONOFF_REGISTER" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC On/Off Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="integer" VALUE="1">
          <DESCRIPTION>ECC On/Off Reset Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_CE_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error Counter Register Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_WRITE_ACCESS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Write Access setting </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_NUM_LMB" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of LMB ports </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="20" NAME="C_SPLB_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Base Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="21" NAME="C_SPLB_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_SPLB_CTRL_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_SPLB_CTRL_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_SPLB_CTRL_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_SPLB_CTRL_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="26" NAME="C_SPLB_CTRL_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_SPLB_CTRL_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_SPLB_CTRL_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_SPLB_CTRL_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Frequency of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>S_AXI_CTRL Clock Frequency</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="31" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>S_AXI_CTRL Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="32" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>S_AXI_CTRL High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>S_AXI_CTRL Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SLMB" CLKFREQUENCY="100000000" DEF_SIGNAME="processing_system7_0_FCLK_CLK0" DIR="I" MPD_INDEX="0" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_LMB_Rst" DIR="I" MPD_INDEX="1" NAME="LMB_Rst" SIGIS="RST" SIGNAME="pcp_dlmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_LMB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="pcp_dlmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_LMB_WriteDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="pcp_dlmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_WRITEDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_LMB_AddrStrobe" DIR="I" MPD_INDEX="4" NAME="LMB_AddrStrobe" SIGNAME="pcp_dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_LMB_ReadStrobe" DIR="I" MPD_INDEX="5" NAME="LMB_ReadStrobe" SIGNAME="pcp_dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_LMB_WriteStrobe" DIR="I" MPD_INDEX="6" NAME="LMB_WriteStrobe" SIGNAME="pcp_dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_WRITESTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_LMB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="pcp_dlmb_LMB_BE" VECFORMULA="[0:C_LMB_DWIDTH/8-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_Sl_DBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="pcp_dlmb_Sl_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="SL_DBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_Sl_Ready" DIR="O" MPD_INDEX="9" NAME="Sl_Ready" SIGNAME="pcp_dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="SL_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_Sl_Wait" DIR="O" MPD_INDEX="10" NAME="Sl_Wait" SIGNAME="pcp_dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="SL_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_Sl_UE" DIR="O" MPD_INDEX="11" NAME="Sl_UE" SIGNAME="pcp_dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="SL_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_dlmb_Sl_CE" DIR="O" MPD_INDEX="12" NAME="Sl_CE" SIGNAME="pcp_dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="SL_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="LMB1_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB1_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="15" NAME="LMB1_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="16" NAME="LMB1_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="LMB1_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="18" MSB="0" NAME="LMB1_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="Sl1_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="20" NAME="Sl1_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="21" NAME="Sl1_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="22" NAME="Sl1_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="23" NAME="Sl1_CE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="24" MSB="0" NAME="LMB2_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="25" MSB="0" NAME="LMB2_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="26" NAME="LMB2_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="27" NAME="LMB2_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="28" NAME="LMB2_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="29" MSB="0" NAME="LMB2_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="30" MSB="0" NAME="Sl2_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="31" NAME="Sl2_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="32" NAME="Sl2_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="33" NAME="Sl2_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="34" NAME="Sl2_CE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="35" MSB="0" NAME="LMB3_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="36" MSB="0" NAME="LMB3_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="37" NAME="LMB3_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="38" NAME="LMB3_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="LMB3_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="40" MSB="0" NAME="LMB3_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="41" MSB="0" NAME="Sl3_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="Sl3_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="Sl3_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="44" NAME="Sl3_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="45" NAME="Sl3_CE" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Rst" DIR="O" MPD_INDEX="46" NAME="BRAM_Rst_A" SIGIS="RST" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="pcp_bram_block" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Clk" DIR="O" MPD_INDEX="47" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="pcp_bram_block" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_EN" DIR="O" MPD_INDEX="48" NAME="BRAM_EN_A" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="pcp_bram_block" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="49" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_WEN" VECFORMULA="[0:((C_LMB_DWIDTH+8*C_ECC)/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="pcp_bram_block" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Addr" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="pcp_bram_block" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="51" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Din" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="pcp_bram_block" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="52" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Dout" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="pcp_bram_block" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="53" NAME="Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="54" NAME="UE" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="55" NAME="CE" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="SPLB_CTRL_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="57" NAME="SPLB_CTRL_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="58" NAME="SPLB_CTRL_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="59" NAME="SPLB_CTRL_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="60" MSB="0" NAME="SPLB_CTRL_PLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB_CTRL_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="61" MSB="0" NAME="SPLB_CTRL_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="62" MSB="0" NAME="SPLB_CTRL_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="63" MSB="0" NAME="SPLB_CTRL_PLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="64" NAME="SPLB_CTRL_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="65" MSB="0" NAME="SPLB_CTRL_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="66" NAME="SPLB_CTRL_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="67" NAME="SPLB_CTRL_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="68" NAME="SPLB_CTRL_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="69" NAME="SPLB_CTRL_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="70" MSB="0" NAME="SPLB_CTRL_Sl_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="SPLB_CTRL_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="72" NAME="SPLB_CTRL_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="73" NAME="SPLB_CTRL_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="SPLB_CTRL_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="75" NAME="SPLB_CTRL_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="76" MSB="0" NAME="SPLB_CTRL_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="77" NAME="SPLB_CTRL_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="78" NAME="SPLB_CTRL_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="79" NAME="SPLB_CTRL_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="80" NAME="SPLB_CTRL_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="81" NAME="SPLB_CTRL_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="82" MSB="0" NAME="SPLB_CTRL_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="SPLB_CTRL_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="84" NAME="SPLB_CTRL_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="85" NAME="SPLB_CTRL_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="86" NAME="SPLB_CTRL_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="87" NAME="SPLB_CTRL_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="88" MSB="0" NAME="SPLB_CTRL_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="89" MSB="0" NAME="SPLB_CTRL_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="90" MSB="0" NAME="SPLB_CTRL_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="91" MSB="0" NAME="SPLB_CTRL_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="92" NAME="SPLB_CTRL_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="93" MSB="0" NAME="SPLB_CTRL_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="SPLB_CTRL_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="95" NAME="SPLB_CTRL_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="96" NAME="S_AXI_CTRL_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="97" NAME="S_AXI_CTRL_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="101" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="102" MSB="3" NAME="S_AXI_CTRL_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="104" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="105" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="107" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="108" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="109" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="111" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="112" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="113" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="114" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pcp_dlmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="1" NAME="SLMB1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB1_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="2" NAME="SLMB2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB2_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="3" NAME="SLMB3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB3_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcp_d_bram_ctrl_BRAM_PORT" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="4" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="5" NAME="SPLB_CTRL" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="6" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1073741824" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHDECIMAL="1073774591" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40007FFF" IS_LOCKED="TRUE" MEMTYPE="MEMORY" MINSIZE="0x800" SIZE="32768" SIZEABRV="32K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SLMB"/>
            <SLAVE BUSINTERFACE="SLMB1"/>
            <SLAVE BUSINTERFACE="SLMB2"/>
            <SLAVE BUSINTERFACE="SLMB3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SPLB_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB_CTRL"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.10.c" INSTANCE="pcp_i_bram_ctrl" IPTYPE="PERIPHERAL" MHS_INDEX="7" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">LMB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg061-lmb-bram-if-cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x40000000">
          <DESCRIPTION>LMB BRAM Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x40007FFF">
          <DESCRIPTION>LMB BRAM High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_FAMILY" TYPE="string" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="3" MSB="0" NAME="C_MASK" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="4" MSB="0" NAME="C_MASK1" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB1 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="5" MSB="0" NAME="C_MASK2" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB2 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="6" MSB="0" NAME="C_MASK3" TYPE="std_logic_vector" VALUE="0x00800000">
          <DESCRIPTION>SLMB3 Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ECC" TYPE="integer" VALUE="0">
          <DESCRIPTION>Error Correction Code </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_INTERCONNECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select Interconnect </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_FAULT_INJECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Fault Inject Registers </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_CE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_UE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Uncorrectable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_ECC_STATUS_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC Status and Control Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_ECC_ONOFF_REGISTER" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC On/Off Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="integer" VALUE="1">
          <DESCRIPTION>ECC On/Off Reset Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_CE_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error Counter Register Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_WRITE_ACCESS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Write Access setting </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_NUM_LMB" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of LMB ports </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="20" NAME="C_SPLB_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Base Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="21" NAME="C_SPLB_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_SPLB_CTRL_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_SPLB_CTRL_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_SPLB_CTRL_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_SPLB_CTRL_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="26" NAME="C_SPLB_CTRL_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_SPLB_CTRL_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_SPLB_CTRL_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_SPLB_CTRL_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Frequency of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>S_AXI_CTRL Clock Frequency</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="31" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>S_AXI_CTRL Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="32" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>S_AXI_CTRL High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>S_AXI_CTRL Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SLMB" CLKFREQUENCY="100000000" DEF_SIGNAME="processing_system7_0_FCLK_CLK0" DIR="I" MPD_INDEX="0" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_LMB_Rst" DIR="I" MPD_INDEX="1" NAME="LMB_Rst" SIGIS="RST" SIGNAME="pcp_ilmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_LMB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="pcp_ilmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_LMB_WriteDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="pcp_ilmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_WRITEDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_LMB_AddrStrobe" DIR="I" MPD_INDEX="4" NAME="LMB_AddrStrobe" SIGNAME="pcp_ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_LMB_ReadStrobe" DIR="I" MPD_INDEX="5" NAME="LMB_ReadStrobe" SIGNAME="pcp_ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_LMB_WriteStrobe" DIR="I" MPD_INDEX="6" NAME="LMB_WriteStrobe" SIGNAME="pcp_ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_WRITESTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_LMB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="pcp_ilmb_LMB_BE" VECFORMULA="[0:C_LMB_DWIDTH/8-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_Sl_DBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="pcp_ilmb_Sl_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="SL_DBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_Sl_Ready" DIR="O" MPD_INDEX="9" NAME="Sl_Ready" SIGNAME="pcp_ilmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="SL_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_Sl_Wait" DIR="O" MPD_INDEX="10" NAME="Sl_Wait" SIGNAME="pcp_ilmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="SL_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_Sl_UE" DIR="O" MPD_INDEX="11" NAME="Sl_UE" SIGNAME="pcp_ilmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="SL_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="pcp_ilmb_Sl_CE" DIR="O" MPD_INDEX="12" NAME="Sl_CE" SIGNAME="pcp_ilmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="SL_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="LMB1_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB1_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="15" NAME="LMB1_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="16" NAME="LMB1_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="LMB1_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="18" MSB="0" NAME="LMB1_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="Sl1_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="20" NAME="Sl1_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="21" NAME="Sl1_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="22" NAME="Sl1_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="23" NAME="Sl1_CE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="24" MSB="0" NAME="LMB2_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="25" MSB="0" NAME="LMB2_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="26" NAME="LMB2_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="27" NAME="LMB2_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="28" NAME="LMB2_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="29" MSB="0" NAME="LMB2_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="30" MSB="0" NAME="Sl2_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="31" NAME="Sl2_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="32" NAME="Sl2_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="33" NAME="Sl2_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="34" NAME="Sl2_CE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="35" MSB="0" NAME="LMB3_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_AWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="36" MSB="0" NAME="LMB3_WriteDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="37" NAME="LMB3_AddrStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="38" NAME="LMB3_ReadStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="39" NAME="LMB3_WriteStrobe" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="40" MSB="0" NAME="LMB3_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH/8-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="41" MSB="0" NAME="Sl3_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_LMB_DWIDTH-1]"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="Sl3_Ready" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="43" NAME="Sl3_Wait" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="44" NAME="Sl3_UE" SIGNAME="__NOC__"/>
        <PORT BUS="SLMB3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="45" NAME="Sl3_CE" SIGNAME="__NOC__"/>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Rst" DIR="O" MPD_INDEX="46" NAME="BRAM_Rst_A" SIGIS="RST" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="pcp_bram_block" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Clk" DIR="O" MPD_INDEX="47" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="pcp_bram_block" PORT="BRAM_Clk_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_EN" DIR="O" MPD_INDEX="48" NAME="BRAM_EN_A" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="pcp_bram_block" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="49" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_WEN" VECFORMULA="[0:((C_LMB_DWIDTH+8*C_ECC)/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="pcp_bram_block" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Addr" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="pcp_bram_block" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="51" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Din" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="pcp_bram_block" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="52" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Dout" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="pcp_bram_block" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="53" NAME="Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="54" NAME="UE" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="55" NAME="CE" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="SPLB_CTRL_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="57" NAME="SPLB_CTRL_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="58" NAME="SPLB_CTRL_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="59" NAME="SPLB_CTRL_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="60" MSB="0" NAME="SPLB_CTRL_PLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB_CTRL_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="61" MSB="0" NAME="SPLB_CTRL_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="62" MSB="0" NAME="SPLB_CTRL_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="63" MSB="0" NAME="SPLB_CTRL_PLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="64" NAME="SPLB_CTRL_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="65" MSB="0" NAME="SPLB_CTRL_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="66" NAME="SPLB_CTRL_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="67" NAME="SPLB_CTRL_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="68" NAME="SPLB_CTRL_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="69" NAME="SPLB_CTRL_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="70" MSB="0" NAME="SPLB_CTRL_Sl_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="SPLB_CTRL_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="72" NAME="SPLB_CTRL_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="73" NAME="SPLB_CTRL_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="SPLB_CTRL_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="75" NAME="SPLB_CTRL_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="76" MSB="0" NAME="SPLB_CTRL_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="77" NAME="SPLB_CTRL_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="78" NAME="SPLB_CTRL_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="79" NAME="SPLB_CTRL_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="80" NAME="SPLB_CTRL_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="81" NAME="SPLB_CTRL_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="82" MSB="0" NAME="SPLB_CTRL_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="SPLB_CTRL_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="84" NAME="SPLB_CTRL_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="85" NAME="SPLB_CTRL_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="86" NAME="SPLB_CTRL_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="87" NAME="SPLB_CTRL_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="88" MSB="0" NAME="SPLB_CTRL_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="89" MSB="0" NAME="SPLB_CTRL_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="90" MSB="0" NAME="SPLB_CTRL_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="91" MSB="0" NAME="SPLB_CTRL_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="92" NAME="SPLB_CTRL_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="93" MSB="0" NAME="SPLB_CTRL_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="SPLB_CTRL_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="95" NAME="SPLB_CTRL_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="96" NAME="S_AXI_CTRL_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="97" NAME="S_AXI_CTRL_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="101" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="102" MSB="3" NAME="S_AXI_CTRL_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="104" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="105" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="107" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="108" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="109" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="111" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="112" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="113" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="114" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pcp_ilmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="1" NAME="SLMB1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB1_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB1_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl1_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="2" NAME="SLMB2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB2_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB2_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl2_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_VALID="FALSE" MPD_INDEX="3" NAME="SLMB3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB3_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB3_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl3_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcp_i_bram_ctrl_BRAM_PORT" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="4" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="5" NAME="SPLB_CTRL" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="6" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1073741824" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHDECIMAL="1073774591" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40007FFF" IS_LOCKED="TRUE" MEMTYPE="MEMORY" MINSIZE="0x800" SIZE="32768" SIZEABRV="32K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SLMB"/>
            <SLAVE BUSINTERFACE="SLMB1"/>
            <SLAVE BUSINTERFACE="SLMB2"/>
            <SLAVE BUSINTERFACE="SLMB3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SPLB_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB_CTRL"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="pcp_bram_block" IPTYPE="PERIPHERAL" MHS_INDEX="8" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_earlyaccess"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x8000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTA" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_d_bram_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_d_bram_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_d_bram_ctrl" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_d_bram_ctrl" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_d_bram_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_d_bram_ctrl" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="pcp_d_bram_ctrl_BRAM_PORT_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_d_bram_ctrl" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_i_bram_ctrl" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Clk" DIR="I" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_i_bram_ctrl" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_i_bram_ctrl" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="3" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_i_bram_ctrl" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_i_bram_ctrl" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="31" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_i_bram_ctrl" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="31" SIGNAME="pcp_i_bram_ctrl_BRAM_PORT_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="pcp_i_bram_ctrl" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pcp_d_bram_ctrl_BRAM_PORT" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcp_i_bram_ctrl_BRAM_PORT" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="8.50.c" INSTANCE="pcp" IPTYPE="PROCESSOR" MHS_INDEX="9" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="MICROBLAZE">
      <DESCRIPTION TYPE="SHORT">MicroBlaze</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The MicroBlaze 32 bit soft processor</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/doc/microblaze.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_SCO" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="1" NAME="C_FREQ" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_DATA_SIZE" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_DYNAMIC_BUS_SIZING" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_INSTANCE" TYPE="string" VALUE="pcp"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_AVOID_PRIMITIVES" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_FAULT_TOLERANT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Fault Tolerance Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_ECC_USE_CE_EXCEPTION" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_LOCKSTEP_SLAVE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_ENDIANNESS" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_AREA_OPTIMIZED" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select implementation to optimize area (with lower instruction throughput)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="12" NAME="C_OPTIMIZATION" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="C_INTERCONNECT" TYPE="integer" VALUE="2">
          <DESCRIPTION>Select Bus Interfaces</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_STREAM_INTERCONNECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select Stream Interfaces</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="15" NAME="C_BASE_VECTORS" TYPE="std_logic_vector" VALUE="0x40000000">
          <DESCRIPTION>Vector Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_DPLB_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_DPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_DPLB_BURST_EN" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_DPLB_P2P" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_IPLB_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_IPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_IPLB_BURST_EN" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_IPLB_P2P" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="24" NAME="C_M_AXI_DP_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="25" NAME="C_M_AXI_DP_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="26" NAME="C_M_AXI_DP_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="27" NAME="C_M_AXI_DP_SUPPORTS_WRITE" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_M_AXI_DP_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="29" NAME="C_M_AXI_DP_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="30" NAME="C_M_AXI_DP_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="31" NAME="C_M_AXI_DP_PROTOCOL" TYPE="string" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="33" NAME="C_INTERCONNECT_M_AXI_DP_READ_ISSUING" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_INTERCONNECT_M_AXI_DP_WRITE_ISSUING" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="35" NAME="C_M_AXI_IP_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="36" NAME="C_M_AXI_IP_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="37" NAME="C_M_AXI_IP_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_M_AXI_IP_SUPPORTS_WRITE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="39" NAME="C_M_AXI_IP_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_M_AXI_IP_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="41" NAME="C_M_AXI_IP_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="42" NAME="C_M_AXI_IP_PROTOCOL" TYPE="string" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="43" NAME="C_INTERCONNECT_M_AXI_IP_READ_ISSUING" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="44" NAME="C_D_AXI" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_D_PLB" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_D_LMB" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="47" NAME="C_I_AXI" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_I_PLB" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_I_LMB" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="50" NAME="C_USE_MSR_INSTR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Additional Machine Status Register Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="51" NAME="C_USE_PCMP_INSTR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Pattern Comparator</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="52" NAME="C_USE_BARREL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Barrel Shifter</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="53" NAME="C_USE_DIV" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Integer Divider</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_USE_HW_MUL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Integer Multiplier</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="55" NAME="C_USE_FPU" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Floating Point Unit</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_USE_REORDER_INSTR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Reversed Load/Store and Swap Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="57" NAME="C_UNALIGNED_EXCEPTIONS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Unaligned Data Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_ILL_OPCODE_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Illegal Instruction Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_M_AXI_I_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Instruction-side AXI Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="60" NAME="C_M_AXI_D_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Data-side AXI Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="61" NAME="C_IPLB_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Instruction-side PLB Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_DPLB_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Data-side PLB Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_DIV_ZERO_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Integer Divide Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_FPU_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Floating Point Unit Exceptions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_FSL_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Stream Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_USE_STACK_PROTECTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>&lt;qt&gt;Enable stack protection&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_PVR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Specifies Processor Version Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="7" MPD_INDEX="68" MSB="0" NAME="C_PVR_USER1" TYPE="std_logic_vector" VALUE="0x00">
          <DESCRIPTION>Specify USER1 Bits in Processor Version Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="69" MSB="0" NAME="C_PVR_USER2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Specify USER2 Bits in Processor Version Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="70" NAME="C_DEBUG_ENABLED" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable MicroBlaze Debug Module Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="71" NAME="C_NUMBER_OF_PC_BRK" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of PC Breakpoints </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="72" NAME="C_NUMBER_OF_RD_ADDR_BRK" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Read Address Watchpoints </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_NUMBER_OF_WR_ADDR_BRK" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Write Address Watchpoints </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="74" NAME="C_INTERRUPT_IS_EDGE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Sense Interrupt on Edge vs. Level </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="75" NAME="C_EDGE_IS_POSITIVE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Sense Interrupt on Rising vs. Falling Edge </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_RESET_MSR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Specify Reset Value for Select MSR Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_OPCODE_0x0_ILLEGAL" TYPE="integer" VALUE="0">
          <DESCRIPTION>&lt;qt&gt;Generate Illegal Instruction Exception for NULL Instruction&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_FSL_LINKS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Stream Links </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="79" NAME="C_FSL_DATA_SIZE" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="80" NAME="C_USE_EXTENDED_FSL_INSTR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Additional Stream Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="81" NAME="C_M0_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="82" NAME="C_S0_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="83" NAME="C_M1_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="84" NAME="C_S1_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="85" NAME="C_M2_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="86" NAME="C_S2_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="87" NAME="C_M3_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="88" NAME="C_S3_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="89" NAME="C_M4_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="90" NAME="C_S4_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="91" NAME="C_M5_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="92" NAME="C_S5_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="93" NAME="C_M6_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="94" NAME="C_S6_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="95" NAME="C_M7_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="96" NAME="C_S7_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="97" NAME="C_M8_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="98" NAME="C_S8_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="99" NAME="C_M9_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="100" NAME="C_S9_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="101" NAME="C_M10_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="102" NAME="C_S10_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="103" NAME="C_M11_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="104" NAME="C_S11_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="105" NAME="C_M12_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="106" NAME="C_S12_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="107" NAME="C_M13_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="108" NAME="C_S13_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="109" NAME="C_M14_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="110" NAME="C_S14_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="111" NAME="C_M15_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="112" NAME="C_S15_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="113" NAME="C_M0_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="114" NAME="C_S0_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="115" NAME="C_M1_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="116" NAME="C_S1_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="117" NAME="C_M2_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="118" NAME="C_S2_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="119" NAME="C_M3_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="120" NAME="C_S3_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="121" NAME="C_M4_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="122" NAME="C_S4_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="123" NAME="C_M5_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="124" NAME="C_S5_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="125" NAME="C_M6_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="126" NAME="C_S6_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="127" NAME="C_M7_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="128" NAME="C_S7_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="129" NAME="C_M8_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="130" NAME="C_S8_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="131" NAME="C_M9_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="132" NAME="C_S9_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="133" NAME="C_M10_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="134" NAME="C_S10_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="135" NAME="C_M11_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="136" NAME="C_S11_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="137" NAME="C_M12_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="138" NAME="C_S12_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="139" NAME="C_M13_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="140" NAME="C_S13_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="141" NAME="C_M14_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="142" NAME="C_S14_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="143" NAME="C_M15_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="144" NAME="C_S15_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ADDRESS="NONE" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="145" NAME="C_ICACHE_BASEADDR" TYPE="std_logic_vector" VALUE="0x20000000">
          <DESCRIPTION>Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="NONE" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="146" NAME="C_ICACHE_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3fffffff">
          <DESCRIPTION>High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="147" NAME="C_USE_ICACHE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Instruction Cache </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="148" NAME="C_ALLOW_ICACHE_WR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="149" NAME="C_ADDR_TAG_BITS" TYPE="integer" VALUE="17"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="150" NAME="C_CACHE_BYTE_SIZE" TYPE="integer" VALUE="32768">
          <DESCRIPTION>Size in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="151" NAME="C_ICACHE_USE_FSL" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="152" NAME="C_ICACHE_LINE_LEN" TYPE="integer" VALUE="8">
          <DESCRIPTION>Line Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="153" NAME="C_ICACHE_ALWAYS_USED" TYPE="integer" VALUE="1">
          <DESCRIPTION>Use Cache Links for All Memory Accesses </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="154" NAME="C_ICACHE_INTERFACE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="155" NAME="C_ICACHE_VICTIMS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Victims</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="156" NAME="C_ICACHE_STREAMS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Streams</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="157" NAME="C_ICACHE_FORCE_TAG_LUTRAM" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use Distributed RAM for Tags</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="158" NAME="C_ICACHE_DATA_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="159" NAME="C_M_AXI_IC_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="160" NAME="C_M_AXI_IC_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="161" NAME="C_M_AXI_IC_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="162" NAME="C_M_AXI_IC_SUPPORTS_WRITE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="163" NAME="C_M_AXI_IC_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="164" NAME="C_M_AXI_IC_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="165" NAME="C_M_AXI_IC_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="166" NAME="C_M_AXI_IC_PROTOCOL" TYPE="string" VALUE="AXI4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="167" NAME="C_M_AXI_IC_USER_VALUE" TYPE="integer" VALUE="0b11111"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="168" NAME="C_M_AXI_IC_SUPPORTS_USER_SIGNALS" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="169" NAME="C_M_AXI_IC_AWUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="170" NAME="C_M_AXI_IC_ARUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="171" NAME="C_M_AXI_IC_WUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="172" NAME="C_M_AXI_IC_RUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="173" NAME="C_M_AXI_IC_BUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="174" NAME="C_INTERCONNECT_M_AXI_IC_READ_ISSUING" TYPE="integer" VALUE="2"/>
        <PARAMETER ADDRESS="NONE" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="175" NAME="C_DCACHE_BASEADDR" TYPE="std_logic_vector" VALUE="0x20000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="NONE" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="176" NAME="C_DCACHE_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3fffffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="177" NAME="C_USE_DCACHE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Data Cache</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="178" NAME="C_ALLOW_DCACHE_WR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="179" NAME="C_DCACHE_ADDR_TAG" TYPE="integer" VALUE="17"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="180" NAME="C_DCACHE_BYTE_SIZE" TYPE="integer" VALUE="16384">
          <DESCRIPTION>Size in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="181" NAME="C_DCACHE_USE_FSL" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="182" NAME="C_DCACHE_LINE_LEN" TYPE="integer" VALUE="8">
          <DESCRIPTION>Line Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="183" NAME="C_DCACHE_ALWAYS_USED" TYPE="integer" VALUE="1">
          <DESCRIPTION>Use Cache Links for All Memory Accesses </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="184" NAME="C_DCACHE_INTERFACE" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="185" NAME="C_DCACHE_USE_WRITEBACK" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Write-back Storage Policy</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="186" NAME="C_DCACHE_VICTIMS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Victims</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="187" NAME="C_DCACHE_FORCE_TAG_LUTRAM" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use Distributed RAM for Tags</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="188" NAME="C_DCACHE_DATA_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="189" NAME="C_M_AXI_DC_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="190" NAME="C_M_AXI_DC_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="191" NAME="C_M_AXI_DC_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="192" NAME="C_M_AXI_DC_SUPPORTS_WRITE" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="193" NAME="C_M_AXI_DC_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="194" NAME="C_M_AXI_DC_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="195" NAME="C_M_AXI_DC_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="196" NAME="C_M_AXI_DC_PROTOCOL" TYPE="string" VALUE="AXI4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="197" NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="198" NAME="C_M_AXI_DC_USER_VALUE" TYPE="integer" VALUE="0b11111"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="199" NAME="C_M_AXI_DC_SUPPORTS_USER_SIGNALS" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="200" NAME="C_M_AXI_DC_AWUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="201" NAME="C_M_AXI_DC_ARUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="202" NAME="C_M_AXI_DC_WUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="203" NAME="C_M_AXI_DC_RUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="204" NAME="C_M_AXI_DC_BUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="205" NAME="C_INTERCONNECT_M_AXI_DC_READ_ISSUING" TYPE="integer" VALUE="2"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="206" NAME="C_INTERCONNECT_M_AXI_DC_WRITE_ISSUING" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="207" NAME="C_USE_MMU" TYPE="integer" VALUE="0">
          <DESCRIPTION>Memory Management</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="208" NAME="C_MMU_DTLB_SIZE" TYPE="integer" VALUE="4">
          <DESCRIPTION>Data Shadow Translation Look-Aside Buffer Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="209" NAME="C_MMU_ITLB_SIZE" TYPE="integer" VALUE="2">
          <DESCRIPTION>Instruction Shadow Translation Look-Aside Buffer Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="210" NAME="C_MMU_TLB_ACCESS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Enable Access to Memory Management Special Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="211" NAME="C_MMU_ZONES" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Memory Protection Zones</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="212" NAME="C_MMU_PRIVILEGED_INSTR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Privileged Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="213" NAME="C_USE_INTERRUPT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="214" NAME="C_USE_EXT_BRK" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="215" NAME="C_USE_EXT_NM_BRK" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="216" NAME="C_USE_BRANCH_TARGET_CACHE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Branch Target Cache</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="217" NAME="C_BRANCH_TARGET_CACHE_SIZE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Branch Target Cache Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="218" NAME="C_PC_WIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="MB_RESET" SIGIS="RST" SIGNAME="proc_sys_reset_0_MB_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="MB_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB:IPLB:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="CLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="Interrupt" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="pcp_INTERRUPT">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[INTERRUPT]" INSTANCE="pcp_intc" PORT="Irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB:ILMB" DEF_SIGNAME="pcp_dlmb_LMB_Rst" DIR="I" MPD_INDEX="1" NAME="RESET" SIGIS="RST" SIGNAME="pcp_dlmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="INTERRUPT_ADDRESS" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="5" MSB="0" NAME="INTERRUPT_ACK" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT DEF_SIGNAME="Ext_BRK" DIR="I" MPD_INDEX="6" NAME="EXT_BRK" SIGNAME="Ext_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Ext_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="Ext_NM_BRK" DIR="I" MPD_INDEX="7" NAME="EXT_NM_BRK" SIGNAME="Ext_NM_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Ext_NM_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="8" NAME="DBG_STOP" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="9" NAME="MB_Halted" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="10" NAME="MB_Error" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="11" MSB="0" NAME="WAKEUP" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT DIR="O" MPD_INDEX="12" NAME="SLEEP" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="13" NAME="DBG_WAKEUP" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="4095" MPD_INDEX="14" MSB="0" NAME="LOCKSTEP_MASTER_OUT" RIGHT="4095" SIGNAME="__NOC__" VECFORMULA="[0:4095]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="4095" MPD_INDEX="15" MSB="0" NAME="LOCKSTEP_SLAVE_IN" RIGHT="4095" SIGNAME="__NOC__" VECFORMULA="[0:4095]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="4095" MPD_INDEX="16" MSB="0" NAME="LOCKSTEP_OUT" RIGHT="4095" SIGNAME="__NOC__" VECFORMULA="[0:4095]"/>
        <PORT BUS="ILMB" DEF_SIGNAME="pcp_ilmb_LMB_ReadDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="17" MSB="0" NAME="INSTR" RIGHT="31" SIGNAME="pcp_ilmb_LMB_ReadDBus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_READDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="pcp_ilmb_LMB_Ready" DIR="I" MPD_INDEX="18" NAME="IREADY" SIGNAME="pcp_ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="pcp_ilmb_LMB_Wait" DIR="I" MPD_INDEX="19" NAME="IWAIT" SIGNAME="pcp_ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="pcp_ilmb_LMB_CE" DIR="I" MPD_INDEX="20" NAME="ICE" SIGNAME="pcp_ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="pcp_ilmb_LMB_UE" DIR="I" MPD_INDEX="21" NAME="IUE" SIGNAME="pcp_ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="pcp_ilmb_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="22" MSB="0" NAME="INSTR_ADDR" RIGHT="31" SIGNAME="pcp_ilmb_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="M_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="pcp_ilmb_M_ReadStrobe" DIR="O" MPD_INDEX="23" NAME="IFETCH" SIGNAME="pcp_ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="M_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="pcp_ilmb_M_AddrStrobe" DIR="O" MPD_INDEX="24" NAME="I_AS" SIGNAME="pcp_ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_ilmb" PORT="M_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="25" NAME="IPLB_M_ABort" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="26" MSB="0" NAME="IPLB_M_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="27" MSB="0" NAME="IPLB_M_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="28" MSB="0" NAME="IPLB_M_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:(C_IPLB_DWIDTH-1)/8]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="29" NAME="IPLB_M_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="30" NAME="IPLB_M_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="31" MSB="0" NAME="IPLB_M_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="32" MSB="0" NAME="IPLB_M_priority" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="33" NAME="IPLB_M_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="34" NAME="IPLB_M_request" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="35" NAME="IPLB_M_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="36" MSB="0" NAME="IPLB_M_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="37" MSB="0" NAME="IPLB_M_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="IPLB_M_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="39" NAME="IPLB_M_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="40" MSB="0" NAME="IPLB_M_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_IPLB_DWIDTH-1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="41" NAME="IPLB_MBusy" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="42" NAME="IPLB_MRdErr" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="43" NAME="IPLB_MWrErr" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="44" NAME="IPLB_MIRQ" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="45" NAME="IPLB_MWrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="46" NAME="IPLB_MWrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="47" NAME="IPLB_MAddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="48" NAME="IPLB_MRdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="49" NAME="IPLB_MRdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="IPLB_MRdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_IPLB_DWIDTH-1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="51" MSB="0" NAME="IPLB_MRdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="52" NAME="IPLB_MRearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="53" MSB="0" NAME="IPLB_MSSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="IPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="54" NAME="IPLB_MTimeout" SIGNAME="__NOC__"/>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_LMB_ReadDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="55" MSB="0" NAME="DATA_READ" RIGHT="31" SIGNAME="pcp_dlmb_LMB_ReadDBus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_READDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_LMB_Ready" DIR="I" MPD_INDEX="56" NAME="DREADY" SIGNAME="pcp_dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_LMB_Wait" DIR="I" MPD_INDEX="57" NAME="DWAIT" SIGNAME="pcp_dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_LMB_CE" DIR="I" MPD_INDEX="58" NAME="DCE" SIGNAME="pcp_dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_LMB_UE" DIR="I" MPD_INDEX="59" NAME="DUE" SIGNAME="pcp_dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_M_DBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="60" MSB="0" NAME="DATA_WRITE" RIGHT="31" SIGNAME="pcp_dlmb_M_DBus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="M_DBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="61" MSB="0" NAME="DATA_ADDR" RIGHT="31" SIGNAME="pcp_dlmb_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="M_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_M_AddrStrobe" DIR="O" MPD_INDEX="62" NAME="D_AS" SIGNAME="pcp_dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="M_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_M_ReadStrobe" DIR="O" MPD_INDEX="63" NAME="READ_STROBE" SIGNAME="pcp_dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="M_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_M_WriteStrobe" DIR="O" MPD_INDEX="64" NAME="WRITE_STROBE" SIGNAME="pcp_dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="M_WRITESTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="pcp_dlmb_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="65" MSB="0" NAME="BYTE_ENABLE" RIGHT="3" SIGNAME="pcp_dlmb_M_BE" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_dlmb" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="66" NAME="DPLB_M_ABort" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="67" MSB="0" NAME="DPLB_M_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="68" MSB="0" NAME="DPLB_M_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="69" MSB="0" NAME="DPLB_M_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:(C_DPLB_DWIDTH-1)/8]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="70" NAME="DPLB_M_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="DPLB_M_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="72" MSB="0" NAME="DPLB_M_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="73" MSB="0" NAME="DPLB_M_priority" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="DPLB_M_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="75" NAME="DPLB_M_request" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="76" NAME="DPLB_M_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="77" MSB="0" NAME="DPLB_M_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="78" MSB="0" NAME="DPLB_M_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="79" MSB="0" NAME="DPLB_M_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="80" NAME="DPLB_M_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="81" MSB="0" NAME="DPLB_M_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DPLB_DWIDTH-1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="82" NAME="DPLB_MBusy" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="DPLB_MRdErr" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="84" NAME="DPLB_MWrErr" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="85" NAME="DPLB_MIRQ" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="86" NAME="DPLB_MWrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="87" NAME="DPLB_MWrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="88" NAME="DPLB_MAddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="89" NAME="DPLB_MRdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="90" NAME="DPLB_MRdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="91" MSB="0" NAME="DPLB_MRdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DPLB_DWIDTH-1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="92" MSB="0" NAME="DPLB_MRdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="93" NAME="DPLB_MRearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="94" MSB="0" NAME="DPLB_MSSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="DPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="95" NAME="DPLB_MTimeout" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="M_AXI_IP_AWID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="97" MSB="31" NAME="M_AXI_IP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="98" MSB="7" NAME="M_AXI_IP_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="99" MSB="2" NAME="M_AXI_IP_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="100" MSB="1" NAME="M_AXI_IP_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="101" NAME="M_AXI_IP_AWLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="102" MSB="3" NAME="M_AXI_IP_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="103" MSB="2" NAME="M_AXI_IP_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="104" MSB="3" NAME="M_AXI_IP_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="105" NAME="M_AXI_IP_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="106" NAME="M_AXI_IP_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="M_AXI_IP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="108" MSB="3" NAME="M_AXI_IP_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_M_AXI_IP_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="M_AXI_IP_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="M_AXI_IP_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="111" NAME="M_AXI_IP_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="112" NAME="M_AXI_IP_BID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="113" MSB="1" NAME="M_AXI_IP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="114" NAME="M_AXI_IP_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="115" NAME="M_AXI_IP_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="116" NAME="M_AXI_IP_ARID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="117" MSB="31" NAME="M_AXI_IP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="118" MSB="7" NAME="M_AXI_IP_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="119" MSB="2" NAME="M_AXI_IP_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="120" MSB="1" NAME="M_AXI_IP_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="121" NAME="M_AXI_IP_ARLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="122" MSB="3" NAME="M_AXI_IP_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="123" MSB="2" NAME="M_AXI_IP_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="124" MSB="3" NAME="M_AXI_IP_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="125" NAME="M_AXI_IP_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="126" NAME="M_AXI_IP_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="127" NAME="M_AXI_IP_RID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="128" MSB="31" NAME="M_AXI_IP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="129" MSB="1" NAME="M_AXI_IP_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="130" NAME="M_AXI_IP_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="131" NAME="M_AXI_IP_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="132" NAME="M_AXI_IP_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWID" DIR="O" MPD_INDEX="133" NAME="M_AXI_DP_AWID" SIGNAME="axi4lite_mb_0_S_AWID" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="134" MSB="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWADDR" VECFORMULA="[(C_M_AXI_DP_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="M_AXI_DP_AWLEN" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="136" MSB="2" NAME="M_AXI_DP_AWSIZE" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="137" MSB="1" NAME="M_AXI_DP_AWBURST" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWLOCK" DIR="O" MPD_INDEX="138" NAME="M_AXI_DP_AWLOCK" SIGNAME="axi4lite_mb_0_S_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="139" MSB="3" NAME="M_AXI_DP_AWCACHE" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="140" MSB="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="141" MSB="3" NAME="M_AXI_DP_AWQOS" RIGHT="0" SIGNAME="axi4lite_mb_0_S_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWVALID" DIR="O" MPD_INDEX="142" NAME="M_AXI_DP_AWVALID" SIGNAME="axi4lite_mb_0_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_AWREADY" DIR="I" MPD_INDEX="143" NAME="M_AXI_DP_AWREADY" SIGNAME="axi4lite_mb_0_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="144" MSB="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_S_WDATA" VECFORMULA="[(C_M_AXI_DP_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="145" MSB="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGNAME="axi4lite_mb_0_S_WSTRB" VECFORMULA="[((C_M_AXI_DP_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_WLAST" DIR="O" MPD_INDEX="146" NAME="M_AXI_DP_WLAST" SIGNAME="axi4lite_mb_0_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_WVALID" DIR="O" MPD_INDEX="147" NAME="M_AXI_DP_WVALID" SIGNAME="axi4lite_mb_0_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_WREADY" DIR="I" MPD_INDEX="148" NAME="M_AXI_DP_WREADY" SIGNAME="axi4lite_mb_0_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_BID" DIR="I" MPD_INDEX="149" NAME="M_AXI_DP_BID" SIGNAME="axi4lite_mb_0_S_BID" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="150" MSB="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_BVALID" DIR="I" MPD_INDEX="151" NAME="M_AXI_DP_BVALID" SIGNAME="axi4lite_mb_0_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_BREADY" DIR="O" MPD_INDEX="152" NAME="M_AXI_DP_BREADY" SIGNAME="axi4lite_mb_0_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARID" DIR="O" MPD_INDEX="153" NAME="M_AXI_DP_ARID" SIGNAME="axi4lite_mb_0_S_ARID" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="154" MSB="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARADDR" VECFORMULA="[(C_M_AXI_DP_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="155" MSB="7" NAME="M_AXI_DP_ARLEN" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="156" MSB="2" NAME="M_AXI_DP_ARSIZE" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="157" MSB="1" NAME="M_AXI_DP_ARBURST" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARLOCK" DIR="O" MPD_INDEX="158" NAME="M_AXI_DP_ARLOCK" SIGNAME="axi4lite_mb_0_S_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="159" MSB="3" NAME="M_AXI_DP_ARCACHE" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="160" MSB="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="161" MSB="3" NAME="M_AXI_DP_ARQOS" RIGHT="0" SIGNAME="axi4lite_mb_0_S_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARVALID" DIR="O" MPD_INDEX="162" NAME="M_AXI_DP_ARVALID" SIGNAME="axi4lite_mb_0_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_ARREADY" DIR="I" MPD_INDEX="163" NAME="M_AXI_DP_ARREADY" SIGNAME="axi4lite_mb_0_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_RID" DIR="I" MPD_INDEX="164" NAME="M_AXI_DP_RID" SIGNAME="axi4lite_mb_0_S_RID" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="165" MSB="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_S_RDATA" VECFORMULA="[(C_M_AXI_DP_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="166" MSB="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_RLAST" DIR="I" MPD_INDEX="167" NAME="M_AXI_DP_RLAST" SIGNAME="axi4lite_mb_0_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_RVALID" DIR="I" MPD_INDEX="168" NAME="M_AXI_DP_RVALID" SIGNAME="axi4lite_mb_0_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="axi4lite_mb_0_S_RREADY" DIR="O" MPD_INDEX="169" NAME="M_AXI_DP_RREADY" SIGNAME="axi4lite_mb_0_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWID" DIR="O" MPD_INDEX="170" NAME="M_AXI_IC_AWID" SIGNAME="axi4_0_S_AWID" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="171" MSB="31" NAME="M_AXI_IC_AWADDR" RIGHT="0" SIGNAME="axi4_0_S_AWADDR" VECFORMULA="[(C_M_AXI_IC_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="172" MSB="7" NAME="M_AXI_IC_AWLEN" RIGHT="0" SIGNAME="axi4_0_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="173" MSB="2" NAME="M_AXI_IC_AWSIZE" RIGHT="0" SIGNAME="axi4_0_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="174" MSB="1" NAME="M_AXI_IC_AWBURST" RIGHT="0" SIGNAME="axi4_0_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWLOCK" DIR="O" MPD_INDEX="175" NAME="M_AXI_IC_AWLOCK" SIGNAME="axi4_0_S_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="176" MSB="3" NAME="M_AXI_IC_AWCACHE" RIGHT="0" SIGNAME="axi4_0_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="177" MSB="2" NAME="M_AXI_IC_AWPROT" RIGHT="0" SIGNAME="axi4_0_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="178" MSB="3" NAME="M_AXI_IC_AWQOS" RIGHT="0" SIGNAME="axi4_0_S_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWVALID" DIR="O" MPD_INDEX="179" NAME="M_AXI_IC_AWVALID" SIGNAME="axi4_0_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_AWREADY" DIR="I" MPD_INDEX="180" NAME="M_AXI_IC_AWREADY" SIGNAME="axi4_0_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="axi4_0_S_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="181" MSB="4" NAME="M_AXI_IC_AWUSER" RIGHT="0" SIGNAME="axi4_0_S_AWUSER" VECFORMULA="[(C_M_AXI_IC_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="182" MSB="1" NAME="M_AXI_IC_AWDOMAIN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="183" MSB="2" NAME="M_AXI_IC_AWSNOOP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="184" MSB="1" NAME="M_AXI_IC_AWBAR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="185" MSB="31" NAME="M_AXI_IC_WDATA" RIGHT="0" SIGNAME="axi4_0_S_WDATA" VECFORMULA="[(C_M_AXI_IC_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="186" MSB="3" NAME="M_AXI_IC_WSTRB" RIGHT="0" SIGNAME="axi4_0_S_WSTRB" VECFORMULA="[((C_M_AXI_IC_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_WLAST" DIR="O" MPD_INDEX="187" NAME="M_AXI_IC_WLAST" SIGNAME="axi4_0_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_WVALID" DIR="O" MPD_INDEX="188" NAME="M_AXI_IC_WVALID" SIGNAME="axi4_0_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_WREADY" DIR="I" MPD_INDEX="189" NAME="M_AXI_IC_WREADY" SIGNAME="axi4_0_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="axi4_0_S_WUSER" DIR="O" MPD_INDEX="190" NAME="M_AXI_IC_WUSER" SIGNAME="axi4_0_S_WUSER" VECFORMULA="[(C_M_AXI_IC_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_BID" DIR="I" MPD_INDEX="191" NAME="M_AXI_IC_BID" SIGNAME="axi4_0_S_BID" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="192" MSB="1" NAME="M_AXI_IC_BRESP" RIGHT="0" SIGNAME="axi4_0_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_BVALID" DIR="I" MPD_INDEX="193" NAME="M_AXI_IC_BVALID" SIGNAME="axi4_0_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_BREADY" DIR="O" MPD_INDEX="194" NAME="M_AXI_IC_BREADY" SIGNAME="axi4_0_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="axi4_0_S_BUSER" DIR="I" MPD_INDEX="195" NAME="M_AXI_IC_BUSER" SIGNAME="axi4_0_S_BUSER" VECFORMULA="[(C_M_AXI_IC_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="196" NAME="M_AXI_IC_WACK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARID" DIR="O" MPD_INDEX="197" NAME="M_AXI_IC_ARID" SIGNAME="axi4_0_S_ARID" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="198" MSB="31" NAME="M_AXI_IC_ARADDR" RIGHT="0" SIGNAME="axi4_0_S_ARADDR" VECFORMULA="[(C_M_AXI_IC_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="199" MSB="7" NAME="M_AXI_IC_ARLEN" RIGHT="0" SIGNAME="axi4_0_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="200" MSB="2" NAME="M_AXI_IC_ARSIZE" RIGHT="0" SIGNAME="axi4_0_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="201" MSB="1" NAME="M_AXI_IC_ARBURST" RIGHT="0" SIGNAME="axi4_0_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARLOCK" DIR="O" MPD_INDEX="202" NAME="M_AXI_IC_ARLOCK" SIGNAME="axi4_0_S_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="203" MSB="3" NAME="M_AXI_IC_ARCACHE" RIGHT="0" SIGNAME="axi4_0_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="204" MSB="2" NAME="M_AXI_IC_ARPROT" RIGHT="0" SIGNAME="axi4_0_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="205" MSB="3" NAME="M_AXI_IC_ARQOS" RIGHT="0" SIGNAME="axi4_0_S_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARVALID" DIR="O" MPD_INDEX="206" NAME="M_AXI_IC_ARVALID" SIGNAME="axi4_0_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_ARREADY" DIR="I" MPD_INDEX="207" NAME="M_AXI_IC_ARREADY" SIGNAME="axi4_0_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="axi4_0_S_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="208" MSB="4" NAME="M_AXI_IC_ARUSER" RIGHT="0" SIGNAME="axi4_0_S_ARUSER" VECFORMULA="[(C_M_AXI_IC_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="209" MSB="1" NAME="M_AXI_IC_ARDOMAIN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="210" MSB="3" NAME="M_AXI_IC_ARSNOOP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="211" MSB="1" NAME="M_AXI_IC_ARBAR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_RID" DIR="I" MPD_INDEX="212" NAME="M_AXI_IC_RID" SIGNAME="axi4_0_S_RID" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="213" MSB="31" NAME="M_AXI_IC_RDATA" RIGHT="0" SIGNAME="axi4_0_S_RDATA" VECFORMULA="[(C_M_AXI_IC_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="214" MSB="1" NAME="M_AXI_IC_RRESP" RIGHT="0" SIGNAME="axi4_0_S_RRESP" VECFORMULA="[1+2*((C_INTERCONNECT-1)/2):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_RLAST" DIR="I" MPD_INDEX="215" NAME="M_AXI_IC_RLAST" SIGNAME="axi4_0_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_RVALID" DIR="I" MPD_INDEX="216" NAME="M_AXI_IC_RVALID" SIGNAME="axi4_0_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC:M_ACE_IC" DEF_SIGNAME="axi4_0_S_RREADY" DIR="O" MPD_INDEX="217" NAME="M_AXI_IC_RREADY" SIGNAME="axi4_0_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="axi4_0_S_RUSER" DIR="I" MPD_INDEX="218" NAME="M_AXI_IC_RUSER" SIGNAME="axi4_0_S_RUSER" VECFORMULA="[(C_M_AXI_IC_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="219" NAME="M_AXI_IC_RACK" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="220" NAME="M_AXI_IC_ACVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="221" MSB="31" NAME="M_AXI_IC_ACADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="222" MSB="3" NAME="M_AXI_IC_ACSNOOP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="223" MSB="2" NAME="M_AXI_IC_ACPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="224" NAME="M_AXI_IC_ACREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="225" NAME="M_AXI_IC_CRREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="226" NAME="M_AXI_IC_CRVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="227" MSB="4" NAME="M_AXI_IC_CRRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[4:0]"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="228" NAME="M_AXI_IC_CDVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="229" NAME="M_AXI_IC_CDREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="230" MSB="31" NAME="M_AXI_IC_CDDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_ACE_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="231" NAME="M_AXI_IC_CDLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWID" DIR="O" MPD_INDEX="232" NAME="M_AXI_DC_AWID" SIGNAME="axi4_0_S_AWID" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="233" MSB="31" NAME="M_AXI_DC_AWADDR" RIGHT="0" SIGNAME="axi4_0_S_AWADDR" VECFORMULA="[(C_M_AXI_DC_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="234" MSB="7" NAME="M_AXI_DC_AWLEN" RIGHT="0" SIGNAME="axi4_0_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="235" MSB="2" NAME="M_AXI_DC_AWSIZE" RIGHT="0" SIGNAME="axi4_0_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="236" MSB="1" NAME="M_AXI_DC_AWBURST" RIGHT="0" SIGNAME="axi4_0_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWLOCK" DIR="O" MPD_INDEX="237" NAME="M_AXI_DC_AWLOCK" SIGNAME="axi4_0_S_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="238" MSB="3" NAME="M_AXI_DC_AWCACHE" RIGHT="0" SIGNAME="axi4_0_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="239" MSB="2" NAME="M_AXI_DC_AWPROT" RIGHT="0" SIGNAME="axi4_0_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="240" MSB="3" NAME="M_AXI_DC_AWQOS" RIGHT="0" SIGNAME="axi4_0_S_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWVALID" DIR="O" MPD_INDEX="241" NAME="M_AXI_DC_AWVALID" SIGNAME="axi4_0_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_AWREADY" DIR="I" MPD_INDEX="242" NAME="M_AXI_DC_AWREADY" SIGNAME="axi4_0_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi4_0_S_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="243" MSB="4" NAME="M_AXI_DC_AWUSER" RIGHT="0" SIGNAME="axi4_0_S_AWUSER" VECFORMULA="[(C_M_AXI_DC_AWUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="244" MSB="1" NAME="M_AXI_DC_AWDOMAIN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="245" MSB="2" NAME="M_AXI_DC_AWSNOOP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="246" MSB="1" NAME="M_AXI_DC_AWBAR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="247" MSB="31" NAME="M_AXI_DC_WDATA" RIGHT="0" SIGNAME="axi4_0_S_WDATA" VECFORMULA="[(C_M_AXI_DC_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="248" MSB="3" NAME="M_AXI_DC_WSTRB" RIGHT="0" SIGNAME="axi4_0_S_WSTRB" VECFORMULA="[((C_M_AXI_DC_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_WLAST" DIR="O" MPD_INDEX="249" NAME="M_AXI_DC_WLAST" SIGNAME="axi4_0_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_WVALID" DIR="O" MPD_INDEX="250" NAME="M_AXI_DC_WVALID" SIGNAME="axi4_0_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_WREADY" DIR="I" MPD_INDEX="251" NAME="M_AXI_DC_WREADY" SIGNAME="axi4_0_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi4_0_S_WUSER" DIR="O" MPD_INDEX="252" NAME="M_AXI_DC_WUSER" SIGNAME="axi4_0_S_WUSER" VECFORMULA="[(C_M_AXI_DC_WUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_BID" DIR="I" MPD_INDEX="253" NAME="M_AXI_DC_BID" SIGNAME="axi4_0_S_BID" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="254" MSB="1" NAME="M_AXI_DC_BRESP" RIGHT="0" SIGNAME="axi4_0_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_BVALID" DIR="I" MPD_INDEX="255" NAME="M_AXI_DC_BVALID" SIGNAME="axi4_0_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_BREADY" DIR="O" MPD_INDEX="256" NAME="M_AXI_DC_BREADY" SIGNAME="axi4_0_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi4_0_S_BUSER" DIR="I" MPD_INDEX="257" NAME="M_AXI_DC_BUSER" SIGNAME="axi4_0_S_BUSER" VECFORMULA="[(C_M_AXI_DC_BUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="258" NAME="M_AXI_DC_WACK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARID" DIR="O" MPD_INDEX="259" NAME="M_AXI_DC_ARID" SIGNAME="axi4_0_S_ARID" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="260" MSB="31" NAME="M_AXI_DC_ARADDR" RIGHT="0" SIGNAME="axi4_0_S_ARADDR" VECFORMULA="[(C_M_AXI_DC_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="261" MSB="7" NAME="M_AXI_DC_ARLEN" RIGHT="0" SIGNAME="axi4_0_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="262" MSB="2" NAME="M_AXI_DC_ARSIZE" RIGHT="0" SIGNAME="axi4_0_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="263" MSB="1" NAME="M_AXI_DC_ARBURST" RIGHT="0" SIGNAME="axi4_0_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARLOCK" DIR="O" MPD_INDEX="264" NAME="M_AXI_DC_ARLOCK" SIGNAME="axi4_0_S_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="265" MSB="3" NAME="M_AXI_DC_ARCACHE" RIGHT="0" SIGNAME="axi4_0_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="266" MSB="2" NAME="M_AXI_DC_ARPROT" RIGHT="0" SIGNAME="axi4_0_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="267" MSB="3" NAME="M_AXI_DC_ARQOS" RIGHT="0" SIGNAME="axi4_0_S_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARVALID" DIR="O" MPD_INDEX="268" NAME="M_AXI_DC_ARVALID" SIGNAME="axi4_0_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_ARREADY" DIR="I" MPD_INDEX="269" NAME="M_AXI_DC_ARREADY" SIGNAME="axi4_0_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi4_0_S_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="270" MSB="4" NAME="M_AXI_DC_ARUSER" RIGHT="0" SIGNAME="axi4_0_S_ARUSER" VECFORMULA="[(C_M_AXI_DC_ARUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="271" MSB="1" NAME="M_AXI_DC_ARDOMAIN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="272" MSB="3" NAME="M_AXI_DC_ARSNOOP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="273" MSB="1" NAME="M_AXI_DC_ARBAR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_RID" DIR="I" MPD_INDEX="274" NAME="M_AXI_DC_RID" SIGNAME="axi4_0_S_RID" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="275" MSB="31" NAME="M_AXI_DC_RDATA" RIGHT="0" SIGNAME="axi4_0_S_RDATA" VECFORMULA="[(C_M_AXI_DC_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="276" MSB="1" NAME="M_AXI_DC_RRESP" RIGHT="0" SIGNAME="axi4_0_S_RRESP" VECFORMULA="[1+2*((C_INTERCONNECT-1)/2):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_RLAST" DIR="I" MPD_INDEX="277" NAME="M_AXI_DC_RLAST" SIGNAME="axi4_0_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_RVALID" DIR="I" MPD_INDEX="278" NAME="M_AXI_DC_RVALID" SIGNAME="axi4_0_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC:M_ACE_DC" DEF_SIGNAME="axi4_0_S_RREADY" DIR="O" MPD_INDEX="279" NAME="M_AXI_DC_RREADY" SIGNAME="axi4_0_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="axi4_0_S_RUSER" DIR="I" MPD_INDEX="280" NAME="M_AXI_DC_RUSER" SIGNAME="axi4_0_S_RUSER" VECFORMULA="[(C_M_AXI_DC_RUSER_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="281" NAME="M_AXI_DC_RACK" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="282" NAME="M_AXI_DC_ACVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="283" MSB="31" NAME="M_AXI_DC_ACADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="284" MSB="3" NAME="M_AXI_DC_ACSNOOP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="285" MSB="2" NAME="M_AXI_DC_ACPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="286" NAME="M_AXI_DC_ACREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="287" NAME="M_AXI_DC_CRREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="288" NAME="M_AXI_DC_CRVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="289" MSB="4" NAME="M_AXI_DC_CRRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[4:0]"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="290" NAME="M_AXI_DC_CDVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="291" NAME="M_AXI_DC_CDREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="292" MSB="31" NAME="M_AXI_DC_CDDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_ACE_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="293" NAME="M_AXI_DC_CDLAST" SIGNAME="__NOC__"/>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Clk" DIR="I" MPD_INDEX="294" NAME="DBG_CLK" SIGNAME="microblaze_0_debug_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_TDI" DIR="I" MPD_INDEX="295" NAME="DBG_TDI" SIGNAME="microblaze_0_debug_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_TDO" DIR="O" MPD_INDEX="296" NAME="DBG_TDO" SIGNAME="microblaze_0_debug_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Reg_En" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="297" MSB="0" NAME="DBG_REG_EN" RIGHT="7" SIGNAME="microblaze_0_debug_Dbg_Reg_En" VECFORMULA="[0:7]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Shift" DIR="I" MPD_INDEX="298" NAME="DBG_SHIFT" SIGNAME="microblaze_0_debug_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Capture" DIR="I" MPD_INDEX="299" NAME="DBG_CAPTURE" SIGNAME="microblaze_0_debug_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Dbg_Update" DIR="I" MPD_INDEX="300" NAME="DBG_UPDATE" SIGNAME="microblaze_0_debug_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_debug_Debug_Rst" DIR="I" MPD_INDEX="301" NAME="DEBUG_RST" SIGIS="RST" SIGNAME="microblaze_0_debug_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="debug_module" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="302" MSB="0" NAME="Trace_Instruction" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="303" NAME="Trace_Valid_Instr" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="304" MSB="0" NAME="Trace_PC" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="305" NAME="Trace_Reg_Write" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="306" MSB="0" NAME="Trace_Reg_Addr" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="14" MPD_INDEX="307" MSB="0" NAME="Trace_MSR_Reg" RIGHT="14" SIGNAME="__NOC__" VECFORMULA="[0:14]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="308" MSB="0" NAME="Trace_PID_Reg" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="309" MSB="0" NAME="Trace_New_Reg_Value" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="310" NAME="Trace_Exception_Taken" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="311" MSB="0" NAME="Trace_Exception_Kind" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="312" NAME="Trace_Jump_Taken" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="313" NAME="Trace_Delay_Slot" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="314" MSB="0" NAME="Trace_Data_Address" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="315" NAME="Trace_Data_Access" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="316" NAME="Trace_Data_Read" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="317" NAME="Trace_Data_Write" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="318" MSB="0" NAME="Trace_Data_Write_Value" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="319" MSB="0" NAME="Trace_Data_Byte_Enable" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="320" NAME="Trace_DCache_Req" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="321" NAME="Trace_DCache_Hit" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="322" NAME="Trace_DCache_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="323" NAME="Trace_DCache_Read" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="324" NAME="Trace_ICache_Req" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="325" NAME="Trace_ICache_Hit" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="326" NAME="Trace_ICache_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="327" NAME="Trace_OF_PipeRun" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="328" NAME="Trace_EX_PipeRun" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="329" NAME="Trace_MEM_PipeRun" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="330" NAME="Trace_MB_Halted" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="331" NAME="Trace_Jump_Hit" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="332" NAME="FSL0_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="333" NAME="FSL0_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="334" MSB="0" NAME="FSL0_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="335" NAME="FSL0_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="336" NAME="FSL0_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="337" NAME="FSL0_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="338" NAME="FSL0_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="339" MSB="0" NAME="FSL0_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="340" NAME="FSL0_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="341" NAME="FSL0_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="342" NAME="FSL1_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="343" NAME="FSL1_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="344" MSB="0" NAME="FSL1_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="345" NAME="FSL1_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="346" NAME="FSL1_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="347" NAME="FSL1_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="348" NAME="FSL1_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="349" MSB="0" NAME="FSL1_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="350" NAME="FSL1_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="351" NAME="FSL1_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="352" NAME="FSL2_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="353" NAME="FSL2_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="354" MSB="0" NAME="FSL2_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="355" NAME="FSL2_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="356" NAME="FSL2_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="357" NAME="FSL2_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="358" NAME="FSL2_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="359" MSB="0" NAME="FSL2_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="360" NAME="FSL2_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="361" NAME="FSL2_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="362" NAME="FSL3_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="363" NAME="FSL3_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="364" MSB="0" NAME="FSL3_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="365" NAME="FSL3_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="366" NAME="FSL3_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="367" NAME="FSL3_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="368" NAME="FSL3_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="369" MSB="0" NAME="FSL3_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="370" NAME="FSL3_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="371" NAME="FSL3_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="372" NAME="FSL4_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="373" NAME="FSL4_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="374" MSB="0" NAME="FSL4_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="375" NAME="FSL4_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="376" NAME="FSL4_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="377" NAME="FSL4_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="378" NAME="FSL4_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="379" MSB="0" NAME="FSL4_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="380" NAME="FSL4_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="381" NAME="FSL4_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="382" NAME="FSL5_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="383" NAME="FSL5_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="384" MSB="0" NAME="FSL5_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="385" NAME="FSL5_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="386" NAME="FSL5_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="387" NAME="FSL5_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="388" NAME="FSL5_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="389" MSB="0" NAME="FSL5_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="390" NAME="FSL5_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="391" NAME="FSL5_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="392" NAME="FSL6_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="393" NAME="FSL6_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="394" MSB="0" NAME="FSL6_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="395" NAME="FSL6_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="396" NAME="FSL6_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="397" NAME="FSL6_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="398" NAME="FSL6_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="399" MSB="0" NAME="FSL6_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="400" NAME="FSL6_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="401" NAME="FSL6_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="402" NAME="FSL7_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="403" NAME="FSL7_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="404" MSB="0" NAME="FSL7_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="405" NAME="FSL7_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="406" NAME="FSL7_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="407" NAME="FSL7_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="408" NAME="FSL7_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="409" MSB="0" NAME="FSL7_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="410" NAME="FSL7_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="411" NAME="FSL7_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="412" NAME="FSL8_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="413" NAME="FSL8_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="414" MSB="0" NAME="FSL8_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="415" NAME="FSL8_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="416" NAME="FSL8_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="417" NAME="FSL8_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="418" NAME="FSL8_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="419" MSB="0" NAME="FSL8_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="420" NAME="FSL8_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="421" NAME="FSL8_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="422" NAME="FSL9_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="423" NAME="FSL9_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="424" MSB="0" NAME="FSL9_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="425" NAME="FSL9_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="426" NAME="FSL9_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="427" NAME="FSL9_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="428" NAME="FSL9_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="429" MSB="0" NAME="FSL9_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="430" NAME="FSL9_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="431" NAME="FSL9_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="432" NAME="FSL10_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="433" NAME="FSL10_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="434" MSB="0" NAME="FSL10_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="435" NAME="FSL10_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="436" NAME="FSL10_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="437" NAME="FSL10_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="438" NAME="FSL10_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="439" MSB="0" NAME="FSL10_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="440" NAME="FSL10_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="441" NAME="FSL10_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="442" NAME="FSL11_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="443" NAME="FSL11_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="444" MSB="0" NAME="FSL11_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="445" NAME="FSL11_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="446" NAME="FSL11_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="447" NAME="FSL11_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="448" NAME="FSL11_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="449" MSB="0" NAME="FSL11_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="450" NAME="FSL11_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="451" NAME="FSL11_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="452" NAME="FSL12_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="453" NAME="FSL12_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="454" MSB="0" NAME="FSL12_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="455" NAME="FSL12_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="456" NAME="FSL12_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="457" NAME="FSL12_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="458" NAME="FSL12_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="459" MSB="0" NAME="FSL12_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="460" NAME="FSL12_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="461" NAME="FSL12_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="462" NAME="FSL13_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="463" NAME="FSL13_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="464" MSB="0" NAME="FSL13_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="465" NAME="FSL13_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="466" NAME="FSL13_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="467" NAME="FSL13_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="468" NAME="FSL13_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="469" MSB="0" NAME="FSL13_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="470" NAME="FSL13_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="471" NAME="FSL13_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="472" NAME="FSL14_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="473" NAME="FSL14_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="474" MSB="0" NAME="FSL14_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="475" NAME="FSL14_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="476" NAME="FSL14_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="477" NAME="FSL14_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="478" NAME="FSL14_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="479" MSB="0" NAME="FSL14_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="480" NAME="FSL14_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="481" NAME="FSL14_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="482" NAME="FSL15_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="483" NAME="FSL15_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="484" MSB="0" NAME="FSL15_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="485" NAME="FSL15_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="486" NAME="FSL15_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="487" NAME="FSL15_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="488" NAME="FSL15_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="489" MSB="0" NAME="FSL15_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="490" NAME="FSL15_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="491" NAME="FSL15_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="492" NAME="M0_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="493" MSB="31" NAME="M0_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M0_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="494" NAME="M0_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="495" NAME="M0_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="496" NAME="S0_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="497" MSB="31" NAME="S0_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S0_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="498" NAME="S0_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="499" NAME="S0_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="500" NAME="M1_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="501" MSB="31" NAME="M1_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M1_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="502" NAME="M1_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="503" NAME="M1_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="504" NAME="S1_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="505" MSB="31" NAME="S1_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S1_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="506" NAME="S1_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="507" NAME="S1_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="508" NAME="M2_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="509" MSB="31" NAME="M2_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M2_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="510" NAME="M2_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="511" NAME="M2_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="512" NAME="S2_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="513" MSB="31" NAME="S2_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S2_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="514" NAME="S2_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="515" NAME="S2_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="516" NAME="M3_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="517" MSB="31" NAME="M3_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M3_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="518" NAME="M3_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="519" NAME="M3_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="520" NAME="S3_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="521" MSB="31" NAME="S3_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S3_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="522" NAME="S3_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="523" NAME="S3_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="524" NAME="M4_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="525" MSB="31" NAME="M4_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M4_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="526" NAME="M4_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="527" NAME="M4_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="528" NAME="S4_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="529" MSB="31" NAME="S4_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S4_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="530" NAME="S4_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="531" NAME="S4_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="532" NAME="M5_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="533" MSB="31" NAME="M5_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M5_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="534" NAME="M5_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="535" NAME="M5_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="536" NAME="S5_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="537" MSB="31" NAME="S5_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S5_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="538" NAME="S5_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="539" NAME="S5_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="540" NAME="M6_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="541" MSB="31" NAME="M6_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M6_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="542" NAME="M6_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="543" NAME="M6_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="544" NAME="S6_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="545" MSB="31" NAME="S6_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S6_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="546" NAME="S6_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="547" NAME="S6_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="548" NAME="M7_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="549" MSB="31" NAME="M7_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M7_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="550" NAME="M7_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="551" NAME="M7_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="552" NAME="S7_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="553" MSB="31" NAME="S7_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S7_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="554" NAME="S7_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="555" NAME="S7_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="556" NAME="M8_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="557" MSB="31" NAME="M8_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M8_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="558" NAME="M8_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="559" NAME="M8_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="560" NAME="S8_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="561" MSB="31" NAME="S8_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S8_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="562" NAME="S8_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="563" NAME="S8_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="564" NAME="M9_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="565" MSB="31" NAME="M9_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M9_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="566" NAME="M9_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="567" NAME="M9_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="568" NAME="S9_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="569" MSB="31" NAME="S9_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S9_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="570" NAME="S9_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="571" NAME="S9_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="572" NAME="M10_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="573" MSB="31" NAME="M10_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M10_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="574" NAME="M10_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="575" NAME="M10_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="576" NAME="S10_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="577" MSB="31" NAME="S10_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S10_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="578" NAME="S10_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="579" NAME="S10_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="580" NAME="M11_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="581" MSB="31" NAME="M11_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M11_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="582" NAME="M11_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="583" NAME="M11_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="584" NAME="S11_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="585" MSB="31" NAME="S11_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S11_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="586" NAME="S11_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="587" NAME="S11_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="588" NAME="M12_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="589" MSB="31" NAME="M12_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M12_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="590" NAME="M12_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="591" NAME="M12_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="592" NAME="S12_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="593" MSB="31" NAME="S12_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S12_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="594" NAME="S12_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="595" NAME="S12_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="596" NAME="M13_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="597" MSB="31" NAME="M13_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M13_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="598" NAME="M13_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="599" NAME="M13_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="600" NAME="S13_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="601" MSB="31" NAME="S13_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S13_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="602" NAME="S13_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="603" NAME="S13_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="604" NAME="M14_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="605" MSB="31" NAME="M14_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M14_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="606" NAME="M14_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="607" NAME="M14_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="608" NAME="S14_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="609" MSB="31" NAME="S14_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S14_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="610" NAME="S14_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="611" NAME="S14_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="612" NAME="M15_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="613" MSB="31" NAME="M15_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M15_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="614" NAME="M15_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="615" NAME="M15_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="616" NAME="S15_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="617" MSB="31" NAME="S15_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S15_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="618" NAME="S15_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="619" NAME="S15_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="620" NAME="ICACHE_FSL_IN_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="621" NAME="ICACHE_FSL_IN_READ" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="622" MSB="0" NAME="ICACHE_FSL_IN_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="623" NAME="ICACHE_FSL_IN_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="624" NAME="ICACHE_FSL_IN_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="625" NAME="ICACHE_FSL_OUT_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="626" NAME="ICACHE_FSL_OUT_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="627" MSB="0" NAME="ICACHE_FSL_OUT_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="628" NAME="ICACHE_FSL_OUT_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="629" NAME="ICACHE_FSL_OUT_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="630" NAME="DCACHE_FSL_IN_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="631" NAME="DCACHE_FSL_IN_READ" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="632" MSB="0" NAME="DCACHE_FSL_IN_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="633" NAME="DCACHE_FSL_IN_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="634" NAME="DCACHE_FSL_IN_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="635" NAME="DCACHE_FSL_OUT_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="636" NAME="DCACHE_FSL_OUT_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="637" MSB="0" NAME="DCACHE_FSL_OUT_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="638" NAME="DCACHE_FSL_OUT_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="639" NAME="DCACHE_FSL_OUT_FULL" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_DATA="TRUE" IS_VALID="FALSE" MPD_INDEX="2" NAME="DPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_ABort"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_rdBurst"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_request"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_size"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_type"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MWrBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MTimeout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="3" NAME="IPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_ABort"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_rdBurst"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_request"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_size"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_type"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MWrBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MTimeout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcp_dlmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="0" NAME="DLMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="RESET"/>
            <PORTMAP DIR="I" PHYSICAL="DATA_READ"/>
            <PORTMAP DIR="I" PHYSICAL="DREADY"/>
            <PORTMAP DIR="I" PHYSICAL="DWAIT"/>
            <PORTMAP DIR="I" PHYSICAL="DCE"/>
            <PORTMAP DIR="I" PHYSICAL="DUE"/>
            <PORTMAP DIR="O" PHYSICAL="DATA_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="DATA_ADDR"/>
            <PORTMAP DIR="O" PHYSICAL="D_AS"/>
            <PORTMAP DIR="O" PHYSICAL="READ_STROBE"/>
            <PORTMAP DIR="O" PHYSICAL="WRITE_STROBE"/>
            <PORTMAP DIR="O" PHYSICAL="BYTE_ENABLE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcp_ilmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="5" MPD_INDEX="1" NAME="ILMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="RESET"/>
            <PORTMAP DIR="I" PHYSICAL="INSTR"/>
            <PORTMAP DIR="I" PHYSICAL="IREADY"/>
            <PORTMAP DIR="I" PHYSICAL="IWAIT"/>
            <PORTMAP DIR="I" PHYSICAL="ICE"/>
            <PORTMAP DIR="I" PHYSICAL="IUE"/>
            <PORTMAP DIR="O" PHYSICAL="INSTR_ADDR"/>
            <PORTMAP DIR="O" PHYSICAL="IFETCH"/>
            <PORTMAP DIR="O" PHYSICAL="I_AS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi4lite_mb_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="4" NAME="M_AXI_DP" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" MPD_INDEX="5" NAME="M_AXI_IP" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi4_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="104" NAME="M_AXI_DC" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi4_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="2" MPD_INDEX="105" NAME="M_AXI_IC" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="70" NAME="M0_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M0_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M0_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M0_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M0_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="71" NAME="S0_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S0_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S0_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S0_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S0_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="72" NAME="M1_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M1_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M1_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M1_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M1_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="73" NAME="S1_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S1_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S1_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S1_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S1_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="74" NAME="M2_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M2_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M2_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M2_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M2_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="75" NAME="S2_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S2_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S2_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S2_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S2_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="76" NAME="M3_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M3_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M3_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M3_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M3_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="77" NAME="S3_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S3_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S3_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S3_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S3_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="78" NAME="M4_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M4_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M4_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M4_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M4_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="79" NAME="S4_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S4_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S4_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S4_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S4_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="80" NAME="M5_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M5_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M5_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M5_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M5_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="81" NAME="S5_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S5_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S5_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S5_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S5_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="82" NAME="M6_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M6_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M6_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M6_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M6_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="83" NAME="S6_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S6_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S6_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S6_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S6_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="84" NAME="M7_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M7_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M7_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M7_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M7_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="85" NAME="S7_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S7_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S7_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S7_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S7_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="86" NAME="M8_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M8_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M8_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M8_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M8_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="87" NAME="S8_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S8_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S8_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S8_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S8_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="88" NAME="M9_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M9_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M9_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M9_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M9_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="89" NAME="S9_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S9_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S9_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S9_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S9_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="90" NAME="M10_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M10_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M10_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M10_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M10_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="91" NAME="S10_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S10_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S10_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S10_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S10_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="92" NAME="M11_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M11_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M11_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M11_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M11_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="93" NAME="S11_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S11_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S11_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S11_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S11_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="94" NAME="M12_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M12_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M12_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M12_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M12_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="95" NAME="S12_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S12_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S12_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S12_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S12_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="96" NAME="M13_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M13_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M13_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M13_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M13_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="97" NAME="S13_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S13_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S13_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S13_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S13_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="98" NAME="M14_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M14_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M14_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M14_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M14_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="99" NAME="S14_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S14_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S14_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S14_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S14_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="100" NAME="M15_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M15_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M15_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M15_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M15_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="101" NAME="S15_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="S15_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S15_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S15_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S15_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBINTERRUPT" MPD_INDEX="110" NAME="INTERRUPT" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERRUPT"/>
            <PORTMAP DIR="I" PHYSICAL="INTERRUPT_ADDRESS"/>
            <PORTMAP DIR="O" PHYSICAL="INTERRUPT_ACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="USER" BUSSTD_PSF="ACE" IS_VALID="FALSE" MPD_INDEX="107" NAME="M_ACE_IC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWDOMAIN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWSNOOP"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWBAR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WACK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARDOMAIN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARSNOOP"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARBAR"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_RACK"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_ACVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_ACADDR"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_ACSNOOP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_ACPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ACREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_CRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_CRVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_CRRESP"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_CDVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_CDREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_CDDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_CDLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="USER" BUSSTD_PSF="ACE" IS_VALID="FALSE" MPD_INDEX="106" NAME="M_ACE_DC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWDOMAIN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWSNOOP"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWBAR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WACK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARDOMAIN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARSNOOP"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARBAR"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_RACK"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_ACVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_ACADDR"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_ACSNOOP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_ACPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ACREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_CRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_CRVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_CRRESP"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_CDVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_CDREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_CDDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_CDLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_debug" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="108" NAME="DEBUG" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DBG_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_TDI"/>
            <PORTMAP DIR="O" PHYSICAL="DBG_TDO"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_REG_EN"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_SHIFT"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_CAPTURE"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_UPDATE"/>
            <PORTMAP DIR="I" PHYSICAL="DEBUG_RST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBTRACE2" MPD_INDEX="109" NAME="TRACE" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Trace_Instruction"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Valid_Instr"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_PC"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Reg_Write"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Reg_Addr"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_MSR_Reg"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_PID_Reg"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_New_Reg_Value"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Exception_Taken"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Exception_Kind"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Jump_Taken"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Delay_Slot"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Address"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Access"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Read"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Write"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Write_Value"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Byte_Enable"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Req"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Hit"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Read"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_ICache_Req"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_ICache_Hit"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_ICache_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_OF_PipeRun"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_EX_PipeRun"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_MEM_PipeRun"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_MB_Halted"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Jump_Hit"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="6" NAME="SFSL0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="38" NAME="DRFSL0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="7" NAME="MFSL0" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="39" NAME="DWFSL0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="8" NAME="SFSL1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="40" NAME="DRFSL1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="9" NAME="MFSL1" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="41" NAME="DWFSL1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="10" NAME="SFSL2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="42" NAME="DRFSL2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="11" NAME="MFSL2" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="43" NAME="DWFSL2" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="12" NAME="SFSL3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="44" NAME="DRFSL3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="13" NAME="MFSL3" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="45" NAME="DWFSL3" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="14" NAME="SFSL4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="46" NAME="DRFSL4" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="15" NAME="MFSL4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="47" NAME="DWFSL4" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="16" NAME="SFSL5" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="48" NAME="DRFSL5" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="17" NAME="MFSL5" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="49" NAME="DWFSL5" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="18" NAME="SFSL6" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="50" NAME="DRFSL6" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="19" NAME="MFSL6" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="51" NAME="DWFSL6" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="20" NAME="SFSL7" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="52" NAME="DRFSL7" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="21" NAME="MFSL7" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="53" NAME="DWFSL7" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="22" NAME="SFSL8" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="54" NAME="DRFSL8" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="23" NAME="MFSL8" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="55" NAME="DWFSL8" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="24" NAME="SFSL9" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="56" NAME="DRFSL9" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="25" NAME="MFSL9" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="57" NAME="DWFSL9" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="26" NAME="SFSL10" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="58" NAME="DRFSL10" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="27" NAME="MFSL10" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="59" NAME="DWFSL10" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="28" NAME="SFSL11" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="60" NAME="DRFSL11" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="29" NAME="MFSL11" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="61" NAME="DWFSL11" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="30" NAME="SFSL12" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="62" NAME="DRFSL12" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="31" NAME="MFSL12" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="63" NAME="DWFSL12" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="32" NAME="SFSL13" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="64" NAME="DRFSL13" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="33" NAME="MFSL13" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="65" NAME="DWFSL13" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="34" NAME="SFSL14" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="66" NAME="DRFSL14" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="35" NAME="MFSL14" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="67" NAME="DWFSL14" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="36" NAME="SFSL15" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="68" NAME="DRFSL15" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="37" NAME="MFSL15" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="69" NAME="DWFSL15" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="103" NAME="IXCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_IN_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_IN_READ"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_IN_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_IN_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_IN_EXISTS"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_OUT_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_DATA="TRUE" IS_VALID="FALSE" MPD_INDEX="102" NAME="DXCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_IN_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_IN_READ"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_IN_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_IN_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_IN_EXISTS"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_OUT_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1073741824" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHDECIMAL="1073774591" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40007FFF" INSTANCE="pcp_d_bram_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="32768" SIZEABRV="32K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="pcp_dlmb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1073741824" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHDECIMAL="1073774591" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40007FFF" INSTANCE="pcp_i_bram_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="32768" SIZEABRV="32K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="pcp_ilmb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1098907648" BASENAME="C_BASEADDR" BASEVALUE="0x41800000" HIGHDECIMAL="1098973183" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4180ffff" INSTANCE="pcp_intc" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi4lite_mb_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1128267776" BASENAME="C_BASEADDR" BASEVALUE="0x43400000" HIGHDECIMAL="1128333311" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4340ffff" INSTANCE="debug_module" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi4lite_mb_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1092616192" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHDECIMAL="1092681727" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120ffff" INSTANCE="benchmark_pio" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi4lite_mb_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2021654528" BASENAME="C_S_AXI_MAC_REG_RNG0_BASEADDR" BASEVALUE="0x78800000" HIGHDECIMAL="2021720063" HIGHNAME="C_S_AXI_MAC_REG_RNG0_HIGHADDR" HIGHVALUE="0x7880ffff" INSTANCE="axi_openmac_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi4lite_mb_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2021785600" BASENAME="C_S_AXI_MAC_REG_RNG1_BASEADDR" BASEVALUE="0x78820000" HIGHDECIMAL="2021851135" HIGHNAME="C_S_AXI_MAC_REG_RNG1_HIGHADDR" HIGHVALUE="0x7882ffff" INSTANCE="axi_openmac_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi4lite_mb_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1621098496" BASENAME="C_S_AXI_MAC_PKT_BASEADDR" BASEVALUE="0x60a00000" HIGHDECIMAL="1621164031" HIGHNAME="C_S_AXI_MAC_PKT_HIGHADDR" HIGHVALUE="0x60a0ffff" INSTANCE="axi_openmac_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="axi4lite_mb_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_HP0_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HP0_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_CACHEABLE="TRUE" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY" SIZE="1073741824" SIZEABRV="1G">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="pcp_d_bram_ctrl"/>
        <PERIPHERAL INSTANCE="pcp_i_bram_ctrl"/>
        <PERIPHERAL INSTANCE="pcp_intc"/>
        <PERIPHERAL INSTANCE="debug_module"/>
        <PERIPHERAL INSTANCE="benchmark_pio"/>
        <PERIPHERAL INSTANCE="axi_openmac_0"/>
        <PERIPHERAL INSTANCE="ps7_axi_interconnect_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
      </PERIPHERALS>
      <INTERRUPTINFO TYPE="TARGET">
        <SOURCE INSTANCE="pcp_intc" INTC_INDEX="0"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.04.a" INSTANCE="pcp_intc" IPTYPE="PERIPHERAL" MHS_INDEX="10" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc">
      <DESCRIPTION TYPE="SHORT">AXI Interrupt Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">intc core attached to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_04_a;d=ds747_axi_intc.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="pcp_intc">
          <DESCRIPTION>C_INSTANCE</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41800000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4180ffff">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_NUM_INTR_INPUTS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of Interrupt Inputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_NUM_SW_INTR" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Number of Software Interrupts </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="8" NAME="C_KIND_OF_INTR" TYPE="std_logic_vector" VALUE="0xFFFFFFFC">
          <DESCRIPTION>Type of Interrupt for Each Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_KIND_OF_EDGE" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Type of Each Edge Senstive Interrupt </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="10" NAME="C_KIND_OF_LVL" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Type of Each Level Sensitive Interrupt </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_HAS_IPR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support IPR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_HAS_SIE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support SIE </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_HAS_CIE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support CIE </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_HAS_IVR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support IVR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_IRQ_IS_LEVEL" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>IRQ Output Use Level </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>The Sense of IRQ Output </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_DISABLE_SYNCHRONIZERS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable/Disable Synchronizers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_MB_CLK_NOT_CONNECTED" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Connect Microblaze Clock</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_HAS_FAST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Include Fast Interrupt Logic</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4LITE protocol</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="21" NAME="C_IVAR_RESET_VALUE" TYPE="std_logic_vector" VALUE="0x00000010"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_ENABLE_ASYNC" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_EN_CASCADE_MODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Cascade Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_CASCADE_MASTER" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Cascade Master</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="Interrupt" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="20" NAME="Irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="pcp_INTERRUPT">
          <DESCRIPTION>Interrupt Request Output</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[INTERRUPT]" INSTANCE="pcp" PORT="INTERRUPT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="2" MPD_INDEX="19" MSB="2" NAME="Intr" RIGHT="0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fit_timer_0_Interrupt &amp; axi_openmac_0_MAC_IRQ &amp; axi_openmac_0_TIMER_IRQ" VECFORMULA="[(C_NUM_INTR_INPUTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="fit_timer_0_Interrupt"/>
            <SIGNAL NAME="axi_openmac_0_MAC_IRQ"/>
            <SIGNAL NAME="axi_openmac_0_TIMER_IRQ"/>
          </SIGNALS>
          <DESCRIPTION>Interrupt Inputs</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="fit_timer_0_interrupt &amp; axi_openmac_0_mac_irq &amp; axi_openmac_0_timer_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi4lite_mb_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="2" MSB="8" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi4lite_mb_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="axi4lite_mb_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="axi4lite_mb_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="axi4lite_mb_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="axi4lite_mb_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="axi4lite_mb_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="12" MSB="8" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="axi4lite_mb_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="axi4lite_mb_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="axi4lite_mb_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="axi4lite_mb_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="Interrupt_address" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]">
          <DESCRIPTION>Interrupt Vector Address Output</DESCRIPTION>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="22" MSB="1" NAME="Processor_ack" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]">
          <DESCRIPTION>Interrupt Acknowledgement Input</DESCRIPTION>
        </PORT>
        <PORT DIR="I" MPD_INDEX="23" NAME="Processor_clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="24" NAME="Processor_rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="Interrupt_address_in" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="25" MSB="31" NAME="Interrupt_address_in" RIGHT="0" SIGNAME="Interrupt_address_in" VECFORMULA="[31:0]">
          <DESCRIPTION>Interrupt_Address_from_downstream_core</DESCRIPTION>
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="Processor_ack_out" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="Processor_ack_out" RIGHT="0" SIGNAME="Processor_ack_out" VECFORMULA="[1:0]">
          <DESCRIPTION>Interrupt_Ack_to_downstream_core</DESCRIPTION>
          <CONNECTIONS/>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4lite_mb_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBINTERRUPT" MPD_INDEX="1" NAME="INTERRUPT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Irq"/>
            <PORTMAP DIR="O" PHYSICAL="Interrupt_address"/>
            <PORTMAP DIR="I" PHYSICAL="Processor_ack"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1098907648" BASENAME="C_BASEADDR" BASEVALUE="0x41800000" HIGHDECIMAL="1098973183" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4180ffff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO INTC_INDEX="0" TYPE="CONTROLLER">
        <SOURCE INSTANCE="fit_timer_0" PRIORITY="0" SIGNAME="fit_timer_0_Interrupt"/>
        <SOURCE INSTANCE="axi_openmac_0" PRIORITY="1" SIGNAME="axi_openmac_0_MAC_IRQ"/>
        <SOURCE INSTANCE="axi_openmac_0" PRIORITY="2" SIGNAME="axi_openmac_0_TIMER_IRQ"/>
        <TARGET INSTANCE="pcp"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.01.c" INSTANCE="fit_timer_0" IPTYPE="PERIPHERAL" MHS_INDEX="11" MODCLASS="IP" MODTYPE="fit_timer">
      <DESCRIPTION TYPE="SHORT">Fixed Interval Timer</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generates an interrupt periodically</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fit_timer;v=v1_01_c;d=pg086-fit-timer.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="string" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_NO_CLOCKS" TYPE="integer" VALUE="50000">
          <DESCRIPTION>Number of Clocks Between Strobes </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_INACCURACY" TYPE="integer" VALUE="0">
          <DESCRIPTION>Allowed Inaccuracy in The Number of Clock Cycles Between Strobes </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>External Reset Level </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="Clk" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK1">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fit_timer_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_intc" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="1" NAME="Rst" SIGIS="RST" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="pcp_intc" INTC_INDEX="0" PRIORITY="0"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.01.b" INSTANCE="leds_6bit" IPTYPE="PERIPHERAL" MHS_INDEX="12" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio">
      <DESCRIPTION TYPE="SHORT">AXI General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the AXI bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="LEDS_6BIT"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41240000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4124ffff">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="6" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="10" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="13" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="1" MPD_INDEX="21" MSB="5" NAME="GPIO_IO_O" RIGHT="0" SIGNAME="PW_LEDS_6BIT_TRI_IO" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="PW_LEDS_6BIT_TRI_IO"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi4lite_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="2" MSB="8" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_0_M_AWADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi4lite_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="axi4lite_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_0_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_0_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="axi4lite_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="axi4lite_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="axi4lite_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="axi4lite_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="12" MSB="8" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_0_M_ARADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="axi4lite_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="axi4lite_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_0_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="axi4lite_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="axi4lite_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="19" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" LEFT="5" LSB="0" MPD_INDEX="20" MSB="5" NAME="GPIO_IO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="5" LSB="0" MPD_INDEX="22" MSB="5" NAME="GPIO_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="23" MSB="31" NAME="GPIO2_IO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="GPIO2_IO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="25" MSB="31" NAME="GPIO2_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" LEFT="5" LSB="0" MPD_INDEX="26" MSB="5" NAME="GPIO_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="27" MSB="31" NAME="GPIO2_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[(C_GPIO2_WIDTH-1):0]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4lite_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_AXI_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1092878336" BASENAME="C_BASEADDR" BASEVALUE="0x41240000" HIGHDECIMAL="1092943871" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4124ffff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.10.a" INSTANCE="debug_module" IPTYPE="PERIPHERAL" MHS_INDEX="13" MODCLASS="DEBUG" MODTYPE="mdm">
      <DESCRIPTION TYPE="SHORT">MicroBlaze Debug Module (MDM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Debug module for MicroBlaze Soft Processor.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_JTAG_CHAIN" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Specifies the JTAG user-defined register used </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="C_INTERCONNECT" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Specifies the Bus Interface for the JTAG UART </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x43400000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x4340ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="10" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_MB_DBG_PORTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of MicroBlaze debug ports </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="13" NAME="C_USE_UART" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable JTAG UART </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_USE_BSCAN" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select BSCAN location </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4LITE protocal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="Debug_SYS_Rst" SIGIS="RST" SIGNAME="proc_sys_reset_0_MB_Debug_Sys_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="MB_Debug_Sys_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="4" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="Ext_BRK" DIR="O" MPD_INDEX="2" NAME="Ext_BRK" SIGNAME="Ext_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp" PORT="EXT_BRK"/>
            <CONNECTION INSTANCE="ps7_cortexa9_0" PORT="EXT_BRK"/>
            <CONNECTION INSTANCE="ps7_cortexa9_1" PORT="EXT_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="Ext_NM_BRK" DIR="O" MPD_INDEX="3" NAME="Ext_NM_BRK" SIGNAME="Ext_NM_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp" PORT="EXT_NM_BRK"/>
            <CONNECTION INSTANCE="ps7_cortexa9_0" PORT="EXT_NM_BRK"/>
            <CONNECTION INSTANCE="ps7_cortexa9_1" PORT="EXT_NM_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARESETN" DIR="I" MPD_INDEX="5" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi4lite_mb_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_AWVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_AWVALID" SIGNAME="axi4lite_mb_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_AWREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_AWREADY" SIGNAME="axi4lite_mb_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="9" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WSTRB" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WVALID" DIR="I" MPD_INDEX="11" NAME="S_AXI_WVALID" SIGNAME="axi4lite_mb_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WREADY" DIR="O" MPD_INDEX="12" NAME="S_AXI_WREADY" SIGNAME="axi4lite_mb_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_BVALID" DIR="O" MPD_INDEX="14" NAME="S_AXI_BVALID" SIGNAME="axi4lite_mb_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_BREADY" DIR="I" MPD_INDEX="15" NAME="S_AXI_BREADY" SIGNAME="axi4lite_mb_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_ARVALID" SIGNAME="axi4lite_mb_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_ARREADY" SIGNAME="axi4lite_mb_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_RVALID" SIGNAME="axi4lite_mb_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_RREADY" SIGNAME="axi4lite_mb_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="23" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="24" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="25" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="26" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="27" NAME="PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="28" NAME="PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="29" NAME="PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="30" NAME="PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="31" MSB="0" NAME="PLB_masterID" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="32" NAME="PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="33" NAME="PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="34" NAME="PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="35" MSB="0" NAME="PLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="37" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="39" NAME="PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="40" MSB="0" NAME="PLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="41" NAME="PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="42" NAME="PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="43" NAME="PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="44" NAME="PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="45" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="46" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="47" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="48" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="49" NAME="Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="50" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="51" NAME="Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="52" NAME="Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="53" NAME="Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="54" NAME="Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="55" NAME="Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="Sl_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="57" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="58" NAME="Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="59" NAME="Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="60" NAME="Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="61" MSB="0" NAME="Sl_MBusy" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="62" MSB="0" NAME="Sl_MWrErr" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="63" MSB="0" NAME="Sl_MRdErr" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="64" MSB="0" NAME="Sl_MIRQ" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Clk" DIR="O" MPD_INDEX="65" NAME="Dbg_Clk_0" SIGIS="CLK" SIGNAME="microblaze_0_debug_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="pcp" PORT="DBG_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_TDI" DIR="O" MPD_INDEX="66" NAME="Dbg_TDI_0" SIGNAME="microblaze_0_debug_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="pcp" PORT="DBG_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_TDO" DIR="I" MPD_INDEX="67" NAME="Dbg_TDO_0" SIGNAME="microblaze_0_debug_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="pcp" PORT="DBG_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Reg_En" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="68" MSB="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGNAME="microblaze_0_debug_Dbg_Reg_En" VECFORMULA="[0:7]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="pcp" PORT="DBG_REG_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Capture" DIR="O" MPD_INDEX="69" NAME="Dbg_Capture_0" SIGNAME="microblaze_0_debug_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="pcp" PORT="DBG_CAPTURE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Shift" DIR="O" MPD_INDEX="70" NAME="Dbg_Shift_0" SIGNAME="microblaze_0_debug_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="pcp" PORT="DBG_SHIFT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Dbg_Update" DIR="O" MPD_INDEX="71" NAME="Dbg_Update_0" SIGNAME="microblaze_0_debug_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="pcp" PORT="DBG_UPDATE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_debug_Debug_Rst" DIR="O" MPD_INDEX="72" NAME="Dbg_Rst_0" SIGIS="RST" SIGNAME="microblaze_0_debug_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="pcp" PORT="DEBUG_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="73" NAME="Dbg_Clk_1" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="Dbg_TDI_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="75" NAME="Dbg_TDO_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="76" MSB="0" NAME="Dbg_Reg_En_1" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="77" NAME="Dbg_Capture_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="78" NAME="Dbg_Shift_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="79" NAME="Dbg_Update_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="80" NAME="Dbg_Rst_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="81" NAME="Dbg_Clk_2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="82" NAME="Dbg_TDI_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="Dbg_TDO_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="84" MSB="0" NAME="Dbg_Reg_En_2" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="85" NAME="Dbg_Capture_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="86" NAME="Dbg_Shift_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="87" NAME="Dbg_Update_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="88" NAME="Dbg_Rst_2" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="89" NAME="Dbg_Clk_3" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="90" NAME="Dbg_TDI_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="91" NAME="Dbg_TDO_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="92" MSB="0" NAME="Dbg_Reg_En_3" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="93" NAME="Dbg_Capture_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="Dbg_Shift_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="95" NAME="Dbg_Update_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="Dbg_Rst_3" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="Dbg_Clk_4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="98" NAME="Dbg_TDI_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="Dbg_TDO_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="100" MSB="0" NAME="Dbg_Reg_En_4" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="101" NAME="Dbg_Capture_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="Dbg_Shift_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="103" NAME="Dbg_Update_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="104" NAME="Dbg_Rst_4" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="105" NAME="Dbg_Clk_5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="Dbg_TDI_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="107" NAME="Dbg_TDO_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="108" MSB="0" NAME="Dbg_Reg_En_5" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="Dbg_Capture_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="Dbg_Shift_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="111" NAME="Dbg_Update_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="112" NAME="Dbg_Rst_5" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="113" NAME="Dbg_Clk_6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="114" NAME="Dbg_TDI_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="115" NAME="Dbg_TDO_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="116" MSB="0" NAME="Dbg_Reg_En_6" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="117" NAME="Dbg_Capture_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="118" NAME="Dbg_Shift_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="119" NAME="Dbg_Update_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="120" NAME="Dbg_Rst_6" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="121" NAME="Dbg_Clk_7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="122" NAME="Dbg_TDI_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="123" NAME="Dbg_TDO_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="124" MSB="0" NAME="Dbg_Reg_En_7" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="125" NAME="Dbg_Capture_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="126" NAME="Dbg_Shift_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="127" NAME="Dbg_Update_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="128" NAME="Dbg_Rst_7" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="129" NAME="Dbg_Clk_8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="130" NAME="Dbg_TDI_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="131" NAME="Dbg_TDO_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="132" MSB="0" NAME="Dbg_Reg_En_8" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="133" NAME="Dbg_Capture_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="134" NAME="Dbg_Shift_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="135" NAME="Dbg_Update_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="136" NAME="Dbg_Rst_8" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="137" NAME="Dbg_Clk_9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="138" NAME="Dbg_TDI_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="139" NAME="Dbg_TDO_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="140" MSB="0" NAME="Dbg_Reg_En_9" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="141" NAME="Dbg_Capture_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="142" NAME="Dbg_Shift_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="143" NAME="Dbg_Update_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="144" NAME="Dbg_Rst_9" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="145" NAME="Dbg_Clk_10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="146" NAME="Dbg_TDI_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="147" NAME="Dbg_TDO_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="148" MSB="0" NAME="Dbg_Reg_En_10" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="149" NAME="Dbg_Capture_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="150" NAME="Dbg_Shift_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="151" NAME="Dbg_Update_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="152" NAME="Dbg_Rst_10" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="153" NAME="Dbg_Clk_11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="154" NAME="Dbg_TDI_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="155" NAME="Dbg_TDO_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="156" MSB="0" NAME="Dbg_Reg_En_11" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="157" NAME="Dbg_Capture_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="158" NAME="Dbg_Shift_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="159" NAME="Dbg_Update_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="160" NAME="Dbg_Rst_11" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="161" NAME="Dbg_Clk_12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="162" NAME="Dbg_TDI_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="163" NAME="Dbg_TDO_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="164" MSB="0" NAME="Dbg_Reg_En_12" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="165" NAME="Dbg_Capture_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="166" NAME="Dbg_Shift_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="167" NAME="Dbg_Update_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="168" NAME="Dbg_Rst_12" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="169" NAME="Dbg_Clk_13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="170" NAME="Dbg_TDI_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="171" NAME="Dbg_TDO_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="172" MSB="0" NAME="Dbg_Reg_En_13" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="173" NAME="Dbg_Capture_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="174" NAME="Dbg_Shift_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="175" NAME="Dbg_Update_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="176" NAME="Dbg_Rst_13" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="177" NAME="Dbg_Clk_14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="178" NAME="Dbg_TDI_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="179" NAME="Dbg_TDO_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="180" MSB="0" NAME="Dbg_Reg_En_14" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="181" NAME="Dbg_Capture_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="182" NAME="Dbg_Shift_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="183" NAME="Dbg_Update_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="184" NAME="Dbg_Rst_14" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="185" NAME="Dbg_Clk_15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="186" NAME="Dbg_TDI_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="187" NAME="Dbg_TDO_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="188" MSB="0" NAME="Dbg_Reg_En_15" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="189" NAME="Dbg_Capture_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="190" NAME="Dbg_Shift_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="191" NAME="Dbg_Update_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="192" NAME="Dbg_Rst_15" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="193" NAME="Dbg_Clk_16" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="194" NAME="Dbg_TDI_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="195" NAME="Dbg_TDO_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="196" MSB="0" NAME="Dbg_Reg_En_16" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="197" NAME="Dbg_Capture_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="198" NAME="Dbg_Shift_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="199" NAME="Dbg_Update_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="200" NAME="Dbg_Rst_16" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="201" NAME="Dbg_Clk_17" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="202" NAME="Dbg_TDI_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="203" NAME="Dbg_TDO_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="204" MSB="0" NAME="Dbg_Reg_En_17" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="205" NAME="Dbg_Capture_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="206" NAME="Dbg_Shift_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="207" NAME="Dbg_Update_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="208" NAME="Dbg_Rst_17" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="209" NAME="Dbg_Clk_18" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="210" NAME="Dbg_TDI_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="211" NAME="Dbg_TDO_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="212" MSB="0" NAME="Dbg_Reg_En_18" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="213" NAME="Dbg_Capture_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="214" NAME="Dbg_Shift_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="215" NAME="Dbg_Update_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="216" NAME="Dbg_Rst_18" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="217" NAME="Dbg_Clk_19" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="218" NAME="Dbg_TDI_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="219" NAME="Dbg_TDO_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="220" MSB="0" NAME="Dbg_Reg_En_19" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="221" NAME="Dbg_Capture_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="222" NAME="Dbg_Shift_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="223" NAME="Dbg_Update_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="224" NAME="Dbg_Rst_19" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="225" NAME="Dbg_Clk_20" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="226" NAME="Dbg_TDI_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="227" NAME="Dbg_TDO_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="228" MSB="0" NAME="Dbg_Reg_En_20" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="229" NAME="Dbg_Capture_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="230" NAME="Dbg_Shift_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="231" NAME="Dbg_Update_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="232" NAME="Dbg_Rst_20" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="233" NAME="Dbg_Clk_21" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="234" NAME="Dbg_TDI_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="235" NAME="Dbg_TDO_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="236" MSB="0" NAME="Dbg_Reg_En_21" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="237" NAME="Dbg_Capture_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="238" NAME="Dbg_Shift_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="239" NAME="Dbg_Update_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="240" NAME="Dbg_Rst_21" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="241" NAME="Dbg_Clk_22" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="242" NAME="Dbg_TDI_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="243" NAME="Dbg_TDO_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="244" MSB="0" NAME="Dbg_Reg_En_22" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="245" NAME="Dbg_Capture_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="246" NAME="Dbg_Shift_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="247" NAME="Dbg_Update_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="248" NAME="Dbg_Rst_22" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="249" NAME="Dbg_Clk_23" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="250" NAME="Dbg_TDI_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="251" NAME="Dbg_TDO_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="252" MSB="0" NAME="Dbg_Reg_En_23" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="253" NAME="Dbg_Capture_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="254" NAME="Dbg_Shift_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="255" NAME="Dbg_Update_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="256" NAME="Dbg_Rst_23" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="257" NAME="Dbg_Clk_24" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="258" NAME="Dbg_TDI_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="259" NAME="Dbg_TDO_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="260" MSB="0" NAME="Dbg_Reg_En_24" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="261" NAME="Dbg_Capture_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="262" NAME="Dbg_Shift_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="263" NAME="Dbg_Update_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="264" NAME="Dbg_Rst_24" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="265" NAME="Dbg_Clk_25" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="266" NAME="Dbg_TDI_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="267" NAME="Dbg_TDO_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="268" MSB="0" NAME="Dbg_Reg_En_25" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="269" NAME="Dbg_Capture_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="270" NAME="Dbg_Shift_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="271" NAME="Dbg_Update_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="272" NAME="Dbg_Rst_25" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="273" NAME="Dbg_Clk_26" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="274" NAME="Dbg_TDI_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="275" NAME="Dbg_TDO_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="276" MSB="0" NAME="Dbg_Reg_En_26" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="277" NAME="Dbg_Capture_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="278" NAME="Dbg_Shift_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="279" NAME="Dbg_Update_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="280" NAME="Dbg_Rst_26" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="281" NAME="Dbg_Clk_27" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="282" NAME="Dbg_TDI_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="283" NAME="Dbg_TDO_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="284" MSB="0" NAME="Dbg_Reg_En_27" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="285" NAME="Dbg_Capture_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="286" NAME="Dbg_Shift_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="287" NAME="Dbg_Update_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="288" NAME="Dbg_Rst_27" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="289" NAME="Dbg_Clk_28" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="290" NAME="Dbg_TDI_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="291" NAME="Dbg_TDO_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="292" MSB="0" NAME="Dbg_Reg_En_28" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="293" NAME="Dbg_Capture_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="294" NAME="Dbg_Shift_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="295" NAME="Dbg_Update_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="296" NAME="Dbg_Rst_28" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="297" NAME="Dbg_Clk_29" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="298" NAME="Dbg_TDI_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="299" NAME="Dbg_TDO_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="300" MSB="0" NAME="Dbg_Reg_En_29" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="301" NAME="Dbg_Capture_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="302" NAME="Dbg_Shift_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="303" NAME="Dbg_Update_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="304" NAME="Dbg_Rst_29" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="305" NAME="Dbg_Clk_30" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="306" NAME="Dbg_TDI_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="307" NAME="Dbg_TDO_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="308" MSB="0" NAME="Dbg_Reg_En_30" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="309" NAME="Dbg_Capture_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="310" NAME="Dbg_Shift_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="311" NAME="Dbg_Update_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="312" NAME="Dbg_Rst_30" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="313" NAME="Dbg_Clk_31" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="314" NAME="Dbg_TDI_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="315" NAME="Dbg_TDO_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="316" MSB="0" NAME="Dbg_Reg_En_31" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="317" NAME="Dbg_Capture_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="318" NAME="Dbg_Shift_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="319" NAME="Dbg_Update_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="320" NAME="Dbg_Rst_31" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="321" NAME="bscan_tdi" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="322" NAME="bscan_reset" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="323" NAME="bscan_shift" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="324" NAME="bscan_update" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="325" NAME="bscan_capture" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="326" NAME="bscan_sel1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="327" NAME="bscan_drck1" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="328" NAME="bscan_tdo1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="329" NAME="bscan_ext_tdi" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="330" NAME="bscan_ext_reset" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="331" NAME="bscan_ext_shift" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="332" NAME="bscan_ext_update" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="333" NAME="bscan_ext_capture" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="334" NAME="bscan_ext_sel" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="335" NAME="bscan_ext_drck" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="336" NAME="bscan_ext_tdo" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="337" NAME="Ext_JTAG_DRCK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="338" NAME="Ext_JTAG_RESET" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="339" NAME="Ext_JTAG_SEL" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="340" NAME="Ext_JTAG_CAPTURE" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="341" NAME="Ext_JTAG_SHIFT" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="342" NAME="Ext_JTAG_UPDATE" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="343" NAME="Ext_JTAG_TDI" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="344" NAME="Ext_JTAG_TDO" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4lite_mb_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="1" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_debug" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="MBDEBUG_0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="3" NAME="MBDEBUG_1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_1"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="4" NAME="MBDEBUG_2" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_2"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="5" NAME="MBDEBUG_3" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_3"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="6" NAME="MBDEBUG_4" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_4"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_4"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="7" NAME="MBDEBUG_5" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_5"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_5"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="8" NAME="MBDEBUG_6" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_6"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_6"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="9" NAME="MBDEBUG_7" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_7"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_7"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="10" NAME="MBDEBUG_8" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_8"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_8"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="11" NAME="MBDEBUG_9" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_9"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_9"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="12" NAME="MBDEBUG_10" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_10"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_10"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="13" NAME="MBDEBUG_11" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_11"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_11"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="14" NAME="MBDEBUG_12" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_12"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_12"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="15" NAME="MBDEBUG_13" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_13"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_13"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="16" NAME="MBDEBUG_14" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_14"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_14"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="17" NAME="MBDEBUG_15" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_15"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_15"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="18" NAME="MBDEBUG_16" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_16"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_16"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="19" NAME="MBDEBUG_17" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_17"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_17"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="20" NAME="MBDEBUG_18" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_18"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_18"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="21" NAME="MBDEBUG_19" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_19"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_19"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="22" NAME="MBDEBUG_20" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_20"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_20"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="23" NAME="MBDEBUG_21" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_21"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_21"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="24" NAME="MBDEBUG_22" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_22"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_22"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="25" NAME="MBDEBUG_23" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_23"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_23"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="26" NAME="MBDEBUG_24" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_24"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_24"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="27" NAME="MBDEBUG_25" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_25"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_25"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="28" NAME="MBDEBUG_26" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_26"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_26"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="29" NAME="MBDEBUG_27" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_27"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_27"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="30" NAME="MBDEBUG_28" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_28"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_28"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="31" NAME="MBDEBUG_29" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_29"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_29"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="32" NAME="MBDEBUG_30" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_30"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_30"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="33" NAME="MBDEBUG_31" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_31"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_31"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BSCAN" MPD_INDEX="34" NAME="XMTC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_DRCK"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_RESET"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_SEL"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_CAPTURE"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_SHIFT"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_UPDATE"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_TDI"/>
            <PORTMAP DIR="I" PHYSICAL="Ext_JTAG_TDO"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1128267776" BASENAME="C_BASEADDR" BASEVALUE="0x43400000" HIGHDECIMAL="1128333311" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4340ffff" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.01.b" INSTANCE="powerlink_led" IPTYPE="PERIPHERAL" MHS_INDEX="14" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio">
      <DESCRIPTION TYPE="SHORT">AXI General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the AXI bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="POWERLINK_LED"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41200000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4120ffff">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="6" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="10" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="13" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="1" MPD_INDEX="21" MSB="1" NAME="GPIO_IO_O" RIGHT="0" SIGNAME="POWERLINK_LED_TRI_IO" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="POWERLINK_LED_TRI_IO"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi4lite_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="2" MSB="8" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_0_M_AWADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi4lite_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="axi4lite_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_0_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_0_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="axi4lite_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="axi4lite_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="axi4lite_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="axi4lite_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="12" MSB="8" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_0_M_ARADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="axi4lite_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="axi4lite_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_0_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="axi4lite_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="axi4lite_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="19" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="GPIO_IO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="1" LSB="0" MPD_INDEX="22" MSB="1" NAME="GPIO_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="23" MSB="31" NAME="GPIO2_IO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="GPIO2_IO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="25" MSB="31" NAME="GPIO2_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="GPIO_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="27" MSB="31" NAME="GPIO2_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[(C_GPIO2_WIDTH-1):0]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4lite_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_AXI_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1092616192" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHDECIMAL="1092681727" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120ffff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.01.b" INSTANCE="benchmark_pio" IPTYPE="PERIPHERAL" MHS_INDEX="15" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio">
      <DESCRIPTION TYPE="SHORT">AXI General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the AXI bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="BENCHMARK_PIO"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41200000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4120ffff">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="6" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="10" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="13" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="1" MPD_INDEX="21" MSB="7" NAME="GPIO_IO_O" RIGHT="0" SIGNAME="BENCHMARK_PIO_IO" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[gpio_0]" INSTANCE="benchmark_pio" PORT="GPIO_IO_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="2" MPD_INDEX="20" MSB="7" NAME="GPIO_IO_I" RIGHT="0" SIGNAME="BENCHMARK_PIO_IO" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[gpio_0]" INSTANCE="benchmark_pio" PORT="GPIO_IO_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi4lite_mb_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="2" MSB="8" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi4lite_mb_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="axi4lite_mb_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="axi4lite_mb_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="axi4lite_mb_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="axi4lite_mb_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="axi4lite_mb_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="12" MSB="8" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="axi4lite_mb_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="axi4lite_mb_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="axi4lite_mb_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_mb_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="axi4lite_mb_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="19" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="7" LSB="0" MPD_INDEX="22" MSB="7" NAME="GPIO_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="23" MSB="31" NAME="GPIO2_IO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="GPIO2_IO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="25" MSB="31" NAME="GPIO2_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" LEFT="7" LSB="0" MPD_INDEX="26" MSB="7" NAME="GPIO_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="27" MSB="31" NAME="GPIO2_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[(C_GPIO2_WIDTH-1):0]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4lite_mb_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_AXI_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1092616192" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHDECIMAL="1092681727" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120ffff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.01.b" INSTANCE="host_benchmark_pio" IPTYPE="PERIPHERAL" MHS_INDEX="16" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio">
      <DESCRIPTION TYPE="SHORT">AXI General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the AXI bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="HOST_BENCHMARK_PIO"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41260000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4126ffff">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="6" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="10" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="13" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="1" MPD_INDEX="21" MSB="7" NAME="GPIO_IO_O" RIGHT="0" SIGNAME="HOST_BENCHMARK_PIO_IO" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[gpio_0]" INSTANCE="host_benchmark_pio" PORT="GPIO_IO_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="2" MPD_INDEX="20" MSB="7" NAME="GPIO_IO_I" RIGHT="0" SIGNAME="HOST_BENCHMARK_PIO_IO" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[gpio_0]" INSTANCE="host_benchmark_pio" PORT="GPIO_IO_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi4lite_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="2" MSB="8" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_0_M_AWADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi4lite_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="axi4lite_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_0_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_0_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="axi4lite_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="axi4lite_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="axi4lite_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="axi4lite_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="12" MSB="8" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_0_M_ARADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="axi4lite_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="axi4lite_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_0_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="axi4lite_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="axi4lite_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="19" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="7" LSB="0" MPD_INDEX="22" MSB="7" NAME="GPIO_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="23" MSB="31" NAME="GPIO2_IO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="GPIO2_IO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="25" MSB="31" NAME="GPIO2_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" LEFT="7" LSB="0" MPD_INDEX="26" MSB="7" NAME="GPIO_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="27" MSB="31" NAME="GPIO2_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[(C_GPIO2_WIDTH-1):0]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4lite_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_AXI_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1093009408" BASENAME="C_BASEADDR" BASEVALUE="0x41260000" HIGHDECIMAL="1093074943" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4126ffff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.01.b" INSTANCE="node_switches" IPTYPE="PERIPHERAL" MHS_INDEX="17" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio">
      <DESCRIPTION TYPE="SHORT">AXI General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the AXI bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="Node_Switches"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41220000">
          <DESCRIPTION>AXI Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4122ffff">
          <DESCRIPTION>AXI High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="6" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 3-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="1" MPD_INDEX="20" MSB="1" NAME="GPIO_IO_I" RIGHT="0" SIGNAME="Node_Switches_I" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="Node_Switches_I_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="axi4lite_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="2" MSB="8" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="axi4lite_0_M_AWADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="axi4lite_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="axi4lite_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="axi4lite_0_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="axi4lite_0_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="axi4lite_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="axi4lite_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="axi4lite_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="axi4lite_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="axi4lite_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="12" MSB="8" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="axi4lite_0_M_ARADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="axi4lite_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="axi4lite_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="axi4lite_0_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="axi4lite_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="axi4lite_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="axi4lite_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="axi4lite_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="19" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="1" LSB="0" MPD_INDEX="21" MSB="1" NAME="GPIO_IO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="1" LSB="0" MPD_INDEX="22" MSB="1" NAME="GPIO_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="23" MSB="31" NAME="GPIO2_IO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="GPIO2_IO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="25" MSB="31" NAME="GPIO2_IO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_GPIO2_WIDTH-1):0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="GPIO_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[(C_GPIO_WIDTH-1):0]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="27" MSB="31" NAME="GPIO2_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[(C_GPIO2_WIDTH-1):0]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4lite_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_AXI_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1092747264" BASENAME="C_BASEADDR" BASEVALUE="0x41220000" HIGHDECIMAL="1092812799" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4122ffff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="axi_openmac_0" IPTYPE="PERIPHERAL" MHS_INDEX="18" MODCLASS="PERIPHERAL" MODTYPE="axi_openmac">
      <DESCRIPTION TYPE="SHORT">AXI_OPENMAC</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">OPENMAC with AXI interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="1" NAME="C_iClk50_FREQ_HZ" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="2" NAME="C_iClk100_FREQ_HZ" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="gui_phyType" TYPE="natural" VALUE="2">
          <DESCRIPTION>Phy(s) interface type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="gui_phyCount" TYPE="natural" VALUE="2">
          <DESCRIPTION>Number of Phys</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="gui_extraSmi" TYPE="natural" VALUE="1">
          <DESCRIPTION>Extra SMI ports</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="gui_txBufLoc" TYPE="natural" VALUE="1">
          <DESCRIPTION>Tx Buffer Location</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="7" NAME="gui_txBufSize" TYPE="natural" VALUE="16">
          <DESCRIPTION>Tx Buffer Size [KiB]</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="gui_txBurstSize" TYPE="natural" VALUE="4">
          <DESCRIPTION>Tx Burst Size [WORD]</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="9" NAME="gui_rxBufLoc" TYPE="natural" VALUE="2">
          <DESCRIPTION>Rx Buffer Location</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="gui_rxBufSize" TYPE="natural" VALUE="1">
          <DESCRIPTION>Rx Buffer Size [KiB]</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="gui_rxBurstSize" TYPE="natural" VALUE="4">
          <DESCRIPTION>Rx Burst Size [WORD]</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="gui_tmrCount" TYPE="natural" VALUE="1">
          <DESCRIPTION>Number of Hardware Timers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="gui_tmrPulseEn" TYPE="natural" VALUE="0">
          <DESCRIPTION>Timer Pulse Width Control</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="gui_tmrPulseWdt" TYPE="natural" VALUE="10">
          <DESCRIPTION>Timer Pulse Width register width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="gui_actEn" TYPE="natural" VALUE="0">
          <DESCRIPTION>Packet activity LED</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_M_AXI_MAC_DMA_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_M_AXI_MAC_DMA_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="18" NAME="C_M_AXI_MAC_DMA_NATIVE_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="19" NAME="C_M_AXI_MAC_DMA_LENGTH_WIDTH" TYPE="integer" VALUE="12"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_M_AXI_MAC_DMA_MAX_BURST_LEN" TYPE="integer" VALUE="16"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_M_AXI_MAC_DMA_PROTOCOL" TYPE="string" VALUE="AXI4"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_S_AXI_MAC_REG_NUM_ADDR_RANGES" TYPE="integer" VALUE="2"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="23" NAME="C_S_AXI_MAC_REG_RNG0_BASEADDR" TYPE="std_logic_vector" VALUE="0x78800000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="24" NAME="C_S_AXI_MAC_REG_RNG0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x7880ffff"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="25" NAME="C_S_AXI_MAC_REG_RNG1_BASEADDR" TYPE="std_logic_vector" VALUE="0x78820000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="26" NAME="C_S_AXI_MAC_REG_RNG1_HIGHADDR" TYPE="std_logic_vector" VALUE="0x7882ffff"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="27" NAME="C_S_AXI_MAC_REG_MIN_SIZE" TYPE="std_logic_vector" VALUE="0x7882ffff"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="28" NAME="C_S_AXI_MAC_REG_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="29" NAME="C_S_AXI_MAC_REG_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="30" NAME="C_S_AXI_MAC_REG_USE_WSTRB" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_S_AXI_MAC_REG_DPHASE_TIMEOUT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="32" NAME="C_S_AXI_MAC_REG_PROTOCOL" TYPE="string" VALUE="AXI4LITE"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="33" NAME="C_S_AXI_MAC_PKT_BASEADDR" TYPE="std_logic_vector" VALUE="0x60a00000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="34" NAME="C_S_AXI_MAC_PKT_HIGHADDR" TYPE="std_logic_vector" VALUE="0x60a0ffff"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_MAC_PKT_MIN_SIZE" TYPE="std_logic_vector" VALUE="0x60a0ffff"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="36" NAME="C_S_AXI_MAC_PKT_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="37" NAME="C_S_AXI_MAC_PKT_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_S_AXI_MAC_PKT_USE_WSTRB" TYPE="integer" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="39" NAME="C_S_AXI_MAC_PKT_DPHASE_TIMEOUT" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="40" NAME="C_S_AXI_MAC_PKT_PROTOCOL" TYPE="string" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="gPhyPortCount" TYPE="natural" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="42" NAME="gPhyPortType" TYPE="natural" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="43" NAME="gSmiPortCount" TYPE="natural" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="44" NAME="gEndianness" TYPE="string" VALUE="little"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="gEnableActivity" TYPE="natural" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="46" NAME="gEnableDmaObserver" TYPE="natural" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="47" NAME="gDmaAddrWidth" TYPE="natural" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="48" NAME="gDmaDataWidth" TYPE="natural" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="49" NAME="gDmaBurstCountWidth" TYPE="natural" VALUE="3"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="50" NAME="gDmaWriteBurstLength" TYPE="natural" VALUE="4"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="51" NAME="gDmaReadBurstLength" TYPE="natural" VALUE="4"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="gDmaWriteFifoLength" TYPE="natural" VALUE="16"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="53" NAME="gDmaReadFifoLength" TYPE="natural" VALUE="16"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="gPacketBufferLocTx" TYPE="natural" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="55" NAME="gPacketBufferLocRx" TYPE="natural" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="56" NAME="gPacketBufferLog2Size" TYPE="natural" VALUE="14"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="57" NAME="gTimerCount" TYPE="natural" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="gTimerEnablePulseWidth" TYPE="natural" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="gTimerPulseRegWidth" TYPE="natural" VALUE="10"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_MAC_REG" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="34" NAME="S_AXI_MAC_REG_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="M_AXI_MAC_DMA_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="MII" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="2" MPD_INDEX="80" MSB="1" NAME="iMii_rxDataValid" RIGHT="0" SIGNAME="axi_openmac_0_iMii_rxDataValid" VECFORMULA="[gPhyPortCount-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_iMii_rxDataValid_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="MII" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="3" MPD_INDEX="81" MSB="7" NAME="iMii_rxData" RIGHT="0" SIGNAME="axi_openmac_0_iMii_rxData" VECFORMULA="[gPhyPortCount*4-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_iMii_rxData_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="MII" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="4" MPD_INDEX="82" MSB="1" NAME="iMii_rxError" RIGHT="0" SIGNAME="axi_openmac_0_iMii_rxError" VECFORMULA="[gPhyPortCount-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_iMii_rxError_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="MII" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="5" MPD_INDEX="83" MSB="1" NAME="iMii_rxClk" RIGHT="0" SIGIS="CLK" SIGNAME="axi_openmac_0_iMii_rxClk" VECFORMULA="[gPhyPortCount-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_iMii_rxClk_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="MII" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="6" MPD_INDEX="84" MSB="1" NAME="oMii_txEnable" RIGHT="0" SIGNAME="axi_openmac_0_oMii_txEnable" VECFORMULA="[gPhyPortCount-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_oMii_txEnable_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="MII" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="7" MPD_INDEX="85" MSB="7" NAME="oMii_txData" RIGHT="0" SIGNAME="axi_openmac_0_oMii_txData" VECFORMULA="[gPhyPortCount*4-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_oMii_txData_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="MII" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="8" MPD_INDEX="86" MSB="1" NAME="iMii_txClk" RIGHT="0" SIGIS="CLK" SIGNAME="axi_openmac_0_iMii_txClk" VECFORMULA="[gPhyPortCount-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_iMii_txClk_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="SMI" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="9" MPD_INDEX="87" MSB="1" NAME="oSmi_nPhyRst" RIGHT="0" SIGNAME="axi_openmac_0_oSmi_nPhyRst" VECFORMULA="[gSmiPortCount-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_oSmi_nPhyRst_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="SMI" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="10" MPD_INDEX="88" MSB="1" NAME="oSmi_clk" RIGHT="0" SIGNAME="axi_openmac_0_oSmi_clk" VECFORMULA="[gSmiPortCount-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_oSmi_clk_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="SMI" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" LEFT="1" LSB="0" MHS_INDEX="11" MPD_INDEX="89" MSB="1" NAME="ioSmi_dio" RIGHT="0" SIGNAME="axi_openmac_0_ioSmi_dio" TRI_I="iSmi_dio" TRI_O="oSmi_dio" TRI_T="oSmi_dio_tri" VECFORMULA="[gSmiPortCount-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="axi_openmac_0_ioSmi_dio_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="73" NAME="MAC_IRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_openmac_0_MAC_IRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_intc" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="72" NAME="TIMER_IRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_openmac_0_TIMER_IRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcp_intc" PORT="Intr"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="0" NAME="iClk50" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK1">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" CLKFREQUENCY="100000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="53" NAME="S_AXI_MAC_PKT_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1" NAME="iClk100" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_ARESETN" DIR="I" MPD_INDEX="3" NAME="M_AXI_MAC_DMA_ARESETN" SIGIS="RST" SIGNAME="axi4_0_S_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="4" NAME="M_AXI_MAC_DMA_MD_ERROR" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_ARREADY" DIR="I" MPD_INDEX="5" NAME="M_AXI_MAC_DMA_ARREADY" SIGNAME="axi4_0_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_AWREADY" DIR="I" MPD_INDEX="6" NAME="M_AXI_MAC_DMA_AWREADY" SIGNAME="axi4_0_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_BVALID" DIR="I" MPD_INDEX="7" NAME="M_AXI_MAC_DMA_BVALID" SIGNAME="axi4_0_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_RLAST" DIR="I" MPD_INDEX="8" NAME="M_AXI_MAC_DMA_RLAST" SIGNAME="axi4_0_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_RVALID" DIR="I" MPD_INDEX="9" NAME="M_AXI_MAC_DMA_RVALID" SIGNAME="axi4_0_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_WREADY" DIR="I" MPD_INDEX="10" NAME="M_AXI_MAC_DMA_WREADY" SIGNAME="axi4_0_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="11" MSB="1" NAME="M_AXI_MAC_DMA_BRESP" RIGHT="0" SIGNAME="axi4_0_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="M_AXI_MAC_DMA_RDATA" RIGHT="0" SIGNAME="axi4_0_S_RDATA" VECFORMULA="[C_M_AXI_MAC_DMA_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="M_AXI_MAC_DMA_RRESP" RIGHT="0" SIGNAME="axi4_0_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_ARVALID" DIR="O" MPD_INDEX="14" NAME="M_AXI_MAC_DMA_ARVALID" SIGNAME="axi4_0_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_AWVALID" DIR="O" MPD_INDEX="15" NAME="M_AXI_MAC_DMA_AWVALID" SIGNAME="axi4_0_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_BREADY" DIR="O" MPD_INDEX="16" NAME="M_AXI_MAC_DMA_BREADY" SIGNAME="axi4_0_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_RREADY" DIR="O" MPD_INDEX="17" NAME="M_AXI_MAC_DMA_RREADY" SIGNAME="axi4_0_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_WLAST" DIR="O" MPD_INDEX="18" NAME="M_AXI_MAC_DMA_WLAST" SIGNAME="axi4_0_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_WVALID" DIR="O" MPD_INDEX="19" NAME="M_AXI_MAC_DMA_WVALID" SIGNAME="axi4_0_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="20" MSB="31" NAME="M_AXI_MAC_DMA_ARADDR" RIGHT="0" SIGNAME="axi4_0_S_ARADDR" VECFORMULA="[C_M_AXI_MAC_DMA_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="21" MSB="1" NAME="M_AXI_MAC_DMA_ARBURST" RIGHT="0" SIGNAME="axi4_0_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="22" MSB="3" NAME="M_AXI_MAC_DMA_ARCACHE" RIGHT="0" SIGNAME="axi4_0_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="23" MSB="7" NAME="M_AXI_MAC_DMA_ARLEN" RIGHT="0" SIGNAME="axi4_0_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="24" MSB="2" NAME="M_AXI_MAC_DMA_ARPROT" RIGHT="0" SIGNAME="axi4_0_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="25" MSB="2" NAME="M_AXI_MAC_DMA_ARSIZE" RIGHT="0" SIGNAME="axi4_0_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="26" MSB="31" NAME="M_AXI_MAC_DMA_AWADDR" RIGHT="0" SIGNAME="axi4_0_S_AWADDR" VECFORMULA="[C_M_AXI_MAC_DMA_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="M_AXI_MAC_DMA_AWBURST" RIGHT="0" SIGNAME="axi4_0_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="28" MSB="3" NAME="M_AXI_MAC_DMA_AWCACHE" RIGHT="0" SIGNAME="axi4_0_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="29" MSB="7" NAME="M_AXI_MAC_DMA_AWLEN" RIGHT="0" SIGNAME="axi4_0_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="30" MSB="2" NAME="M_AXI_MAC_DMA_AWPROT" RIGHT="0" SIGNAME="axi4_0_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="31" MSB="2" NAME="M_AXI_MAC_DMA_AWSIZE" RIGHT="0" SIGNAME="axi4_0_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="32" MSB="31" NAME="M_AXI_MAC_DMA_WDATA" RIGHT="0" SIGNAME="axi4_0_S_WDATA" VECFORMULA="[C_M_AXI_MAC_DMA_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MAC_DMA" DEF_SIGNAME="axi4_0_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="33" MSB="3" NAME="M_AXI_MAC_DMA_WSTRB" RIGHT="0" SIGNAME="axi4_0_S_WSTRB" VECFORMULA="[C_M_AXI_MAC_DMA_DATA_WIDTH/8-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_ARESETN" DIR="I" MPD_INDEX="35" NAME="S_AXI_MAC_REG_ARESETN" SIGIS="RST" SIGNAME="axi4lite_mb_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_ARVALID" DIR="I" MPD_INDEX="36" NAME="S_AXI_MAC_REG_ARVALID" SIGNAME="axi4lite_mb_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_AWVALID" DIR="I" MPD_INDEX="37" NAME="S_AXI_MAC_REG_AWVALID" SIGNAME="axi4lite_mb_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_BREADY" DIR="I" MPD_INDEX="38" NAME="S_AXI_MAC_REG_BREADY" SIGNAME="axi4lite_mb_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_RREADY" DIR="I" MPD_INDEX="39" NAME="S_AXI_MAC_REG_RREADY" SIGNAME="axi4lite_mb_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_WVALID" DIR="I" MPD_INDEX="40" NAME="S_AXI_MAC_REG_WVALID" SIGNAME="axi4lite_mb_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="41" MSB="31" NAME="S_AXI_MAC_REG_ARADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARADDR" VECFORMULA="[C_S_AXI_MAC_REG_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="42" MSB="31" NAME="S_AXI_MAC_REG_AWADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWADDR" VECFORMULA="[C_S_AXI_MAC_REG_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="43" MSB="31" NAME="S_AXI_MAC_REG_WDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WDATA" VECFORMULA="[C_S_AXI_MAC_REG_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="44" MSB="3" NAME="S_AXI_MAC_REG_WSTRB" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WSTRB" VECFORMULA="[C_S_AXI_MAC_REG_DATA_WIDTH/8-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_ARREADY" DIR="O" MPD_INDEX="45" NAME="S_AXI_MAC_REG_ARREADY" SIGNAME="axi4lite_mb_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_AWREADY" DIR="O" MPD_INDEX="46" NAME="S_AXI_MAC_REG_AWREADY" SIGNAME="axi4lite_mb_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_BVALID" DIR="O" MPD_INDEX="47" NAME="S_AXI_MAC_REG_BVALID" SIGNAME="axi4lite_mb_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_RVALID" DIR="O" MPD_INDEX="48" NAME="S_AXI_MAC_REG_RVALID" SIGNAME="axi4lite_mb_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_WREADY" DIR="O" MPD_INDEX="49" NAME="S_AXI_MAC_REG_WREADY" SIGNAME="axi4lite_mb_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="50" MSB="1" NAME="S_AXI_MAC_REG_BRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="51" MSB="31" NAME="S_AXI_MAC_REG_RDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RDATA" VECFORMULA="[C_S_AXI_MAC_REG_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_REG" DEF_SIGNAME="axi4lite_mb_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="52" MSB="1" NAME="S_AXI_MAC_REG_RRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_ARESETN" DIR="I" MPD_INDEX="54" NAME="S_AXI_MAC_PKT_ARESETN" SIGIS="RST" SIGNAME="axi4lite_mb_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_ARVALID" DIR="I" MPD_INDEX="55" NAME="S_AXI_MAC_PKT_ARVALID" SIGNAME="axi4lite_mb_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_AWVALID" DIR="I" MPD_INDEX="56" NAME="S_AXI_MAC_PKT_AWVALID" SIGNAME="axi4lite_mb_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_BREADY" DIR="I" MPD_INDEX="57" NAME="S_AXI_MAC_PKT_BREADY" SIGNAME="axi4lite_mb_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_RREADY" DIR="I" MPD_INDEX="58" NAME="S_AXI_MAC_PKT_RREADY" SIGNAME="axi4lite_mb_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_WVALID" DIR="I" MPD_INDEX="59" NAME="S_AXI_MAC_PKT_WVALID" SIGNAME="axi4lite_mb_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="60" MSB="31" NAME="S_AXI_MAC_PKT_ARADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_ARADDR" VECFORMULA="[C_S_AXI_MAC_PKT_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="61" MSB="31" NAME="S_AXI_MAC_PKT_AWADDR" RIGHT="0" SIGNAME="axi4lite_mb_0_M_AWADDR" VECFORMULA="[C_S_AXI_MAC_PKT_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="62" MSB="31" NAME="S_AXI_MAC_PKT_WDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WDATA" VECFORMULA="[C_S_AXI_MAC_PKT_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="63" MSB="3" NAME="S_AXI_MAC_PKT_WSTRB" RIGHT="0" SIGNAME="axi4lite_mb_0_M_WSTRB" VECFORMULA="[C_S_AXI_MAC_PKT_DATA_WIDTH/8-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_ARREADY" DIR="O" MPD_INDEX="64" NAME="S_AXI_MAC_PKT_ARREADY" SIGNAME="axi4lite_mb_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_AWREADY" DIR="O" MPD_INDEX="65" NAME="S_AXI_MAC_PKT_AWREADY" SIGNAME="axi4lite_mb_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_BVALID" DIR="O" MPD_INDEX="66" NAME="S_AXI_MAC_PKT_BVALID" SIGNAME="axi4lite_mb_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_RVALID" DIR="O" MPD_INDEX="67" NAME="S_AXI_MAC_PKT_RVALID" SIGNAME="axi4lite_mb_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_WREADY" DIR="O" MPD_INDEX="68" NAME="S_AXI_MAC_PKT_WREADY" SIGNAME="axi4lite_mb_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="69" MSB="1" NAME="S_AXI_MAC_PKT_BRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="70" MSB="31" NAME="S_AXI_MAC_PKT_RDATA" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RDATA" VECFORMULA="[C_S_AXI_MAC_PKT_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_MAC_PKT" DEF_SIGNAME="axi4lite_mb_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="71" MSB="1" NAME="S_AXI_MAC_PKT_RRESP" RIGHT="0" SIGNAME="axi4lite_mb_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4lite_mb_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="RMII" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="74" MSB="1" NAME="oRmii_clk" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[gPhyPortCount-1:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="RMII" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="75" MSB="1" NAME="iRmii_rxDataValid" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[gPhyPortCount-1:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="RMII" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="76" MSB="3" NAME="iRmii_rxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[gPhyPortCount*2-1:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="RMII" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="77" MSB="1" NAME="iRmii_rxError" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[gPhyPortCount-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="RMII" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="78" MSB="1" NAME="oRmii_txEnable" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[gPhyPortCount-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="RMII" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="79" MSB="3" NAME="oRmii_txData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[gPhyPortCount*2-1:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="SMI" LEFT="1" LSB="0" MPD_INDEX="90" MSB="1" NAME="iSmi_dio" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[gSmiPortCount-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="SMI" LEFT="1" LSB="0" MPD_INDEX="91" MSB="1" NAME="oSmi_dio" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[gSmiPortCount-1:0]"/>
        <PORT DIR="O" IOS="SMI" MPD_INDEX="92" NAME="oSmi_dio_tri" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="93" NAME="oPktActivity" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="94" NAME="oMacTimerOut" SIGNAME="__NOC__" VECFORMULA="[gTimerCount-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="255" LSB="0" MPD_INDEX="95" MSB="255" NAME="testPort" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[255:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4lite_mb_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="S_AXI_MAC_REG" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_REG_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_REG_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_REG_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_REG_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_REG_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_REG_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_REG_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_REG_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_REG_RRESP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi4_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="M_AXI_MAC_DMA" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_MAC_DMA_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_MAC_DMA_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi4lite_mb_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="S_AXI_MAC_PKT" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_MAC_PKT_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_PKT_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_PKT_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_PKT_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_PKT_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_PKT_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_PKT_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_PKT_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_MAC_PKT_RRESP"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="1" NAME="MII" TYPE="XIL_Ethernet_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="iMii_rxDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="iMii_rxData"/>
            <PORTMAP DIR="I" PHYSICAL="iMii_rxError"/>
            <PORTMAP DIR="I" PHYSICAL="iMii_rxClk"/>
            <PORTMAP DIR="O" PHYSICAL="oMii_txEnable"/>
            <PORTMAP DIR="O" PHYSICAL="oMii_txData"/>
            <PORTMAP DIR="I" PHYSICAL="iMii_txClk"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="2" NAME="SMI" TYPE="XIL_Ethernet_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="oSmi_nPhyRst"/>
            <PORTMAP DIR="O" PHYSICAL="oSmi_clk"/>
            <PORTMAP DIR="IO" PHYSICAL="ioSmi_dio"/>
            <PORTMAP DIR="I" PHYSICAL="iSmi_dio"/>
            <PORTMAP DIR="O" PHYSICAL="oSmi_dio"/>
            <PORTMAP DIR="O" PHYSICAL="oSmi_dio_tri"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="0" NAME="RMII" TYPE="XIL_Ethernet_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="oRmii_clk"/>
            <PORTMAP DIR="I" PHYSICAL="iRmii_rxDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="iRmii_rxData"/>
            <PORTMAP DIR="I" PHYSICAL="iRmii_rxError"/>
            <PORTMAP DIR="O" PHYSICAL="oRmii_txEnable"/>
            <PORTMAP DIR="O" PHYSICAL="oRmii_txData"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2021654528" BASENAME="C_S_AXI_MAC_REG_RNG0_BASEADDR" BASEVALUE="0x78800000" HIGHDECIMAL="2021720063" HIGHNAME="C_S_AXI_MAC_REG_RNG0_HIGHADDR" HIGHVALUE="0x7880ffff" MEMTYPE="REGISTER" MINSIZE="0x2000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_MAC_REG"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2021785600" BASENAME="C_S_AXI_MAC_REG_RNG1_BASEADDR" BASEVALUE="0x78820000" HIGHDECIMAL="2021851135" HIGHNAME="C_S_AXI_MAC_REG_RNG1_HIGHADDR" HIGHVALUE="0x7882ffff" MEMTYPE="REGISTER" MINSIZE="0x10" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_MAC_REG"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1621098496" BASENAME="C_S_AXI_MAC_PKT_BASEADDR" BASEVALUE="0x60a00000" HIGHDECIMAL="1621164031" HIGHNAME="C_S_AXI_MAC_PKT_HIGHADDR" HIGHVALUE="0x60a0ffff" MEMTYPE="REGISTER" MINSIZE="0x10000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_MAC_PKT"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="pcp_intc" INTC_INDEX="0" PRIORITY="1"/>
        <TARGET INSTANCE="pcp_intc" INTC_INDEX="0" PRIORITY="2"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.00.a" INSTANCE="ps7_axi_interconnect_0" IPTYPE="BUS" IS_CROSSBAR="TRUE" MHS_INDEX="19" MODCLASS="BUS" MODTYPE="ps7_axi_interconnect">
      <DESCRIPTION TYPE="SHORT">PS7 AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PS7 AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_GP0_MASTERS" VALUE="none"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" NAME="C_INTERCONNECT_S_AXI_HP0_MASTERS" VALUE="pcp.M_AXI_DC &amp; pcp.M_AXI_IC &amp; axi_openmac_0.M_AXI_MAC_DMA"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="BREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="114" NAME="M_AXI_GP0_BREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_BREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="112" NAME="M_AXI_GP0_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="113" NAME="M_AXI_GP0_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="WVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="117" NAME="M_AXI_GP0_WVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_WVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="4" MPD_INDEX="119" MSB="31" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="RREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="115" NAME="M_AXI_GP0_RREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_RREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARSIZE" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="6" MPD_INDEX="123" MSB="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="141" NAME="M_AXI_GP0_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="8" MPD_INDEX="118" MSB="31" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="WID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="9" MPD_INDEX="120" MSB="31" NAME="M_AXI_GP0_WID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_WID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWBURST" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="10" MPD_INDEX="124" MSB="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARBURST" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="11" MPD_INDEX="121" MSB="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARLOCK" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="12" MPD_INDEX="122" MSB="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWLOCK" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="13" MPD_INDEX="125" MSB="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWSIZE" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="14" MPD_INDEX="126" MSB="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARPROT" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="15" MPD_INDEX="127" MSB="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWPROT" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="16" MPD_INDEX="128" MSB="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARADDR" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="17" MPD_INDEX="129" MSB="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="BID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="18" MPD_INDEX="146" MSB="31" NAME="M_AXI_GP0_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_BID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWADDR" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="19" MPD_INDEX="130" MSB="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="WDATA" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="20" MPD_INDEX="131" MSB="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_WDATA" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARCACHE" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="21" MPD_INDEX="132" MSB="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWQOS" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="22" MPD_INDEX="137" MSB="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARLEN" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="23" MPD_INDEX="133" MSB="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARQOS" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="24" MPD_INDEX="134" MSB="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWCACHE" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="25" MPD_INDEX="135" MSB="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="WREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="145" NAME="M_AXI_GP0_WREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_WREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AWLEN" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="27" MPD_INDEX="136" MSB="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="WSTRB" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="28" MPD_INDEX="138" MSB="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_WSTRB" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="29" MPD_INDEX="139" NAME="M_AXI_GP0_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="ARREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="30" MPD_INDEX="140" NAME="M_AXI_GP0_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="BVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="31" MPD_INDEX="142" NAME="M_AXI_GP0_BVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_BVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="RLAST" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="32" MPD_INDEX="143" NAME="M_AXI_GP0_RLAST" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_RLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="RVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="33" MPD_INDEX="144" NAME="M_AXI_GP0_RVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_RVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="RID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="34" MPD_INDEX="147" MSB="31" NAME="M_AXI_GP0_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_RID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="BRESP" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="35" MPD_INDEX="148" MSB="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="RRESP" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="36" MPD_INDEX="149" MSB="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="RDATA" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="37" MPD_INDEX="150" MSB="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_RDATA" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="WLAST" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="38" MPD_INDEX="116" NAME="M_AXI_GP0_WLAST" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_WLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="BREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="39" MPD_INDEX="154" NAME="M_AXI_GP1_BREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_BREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARQOS" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="40" MPD_INDEX="174" MSB="3" NAME="M_AXI_GP1_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="41" MPD_INDEX="158" MSB="31" NAME="M_AXI_GP1_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="WID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="42" MPD_INDEX="160" MSB="31" NAME="M_AXI_GP1_WID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_WID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWBURST" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="43" MPD_INDEX="164" MSB="1" NAME="M_AXI_GP1_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARBURST" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="44" MPD_INDEX="161" MSB="1" NAME="M_AXI_GP1_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARLOCK" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="45" MPD_INDEX="162" MSB="1" NAME="M_AXI_GP1_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWLOCK" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="46" MPD_INDEX="165" MSB="1" NAME="M_AXI_GP1_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWSIZE" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="47" MPD_INDEX="166" MSB="2" NAME="M_AXI_GP1_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARPROT" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="48" MPD_INDEX="167" MSB="2" NAME="M_AXI_GP1_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWPROT" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="49" MPD_INDEX="168" MSB="2" NAME="M_AXI_GP1_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARADDR" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="50" MPD_INDEX="169" MSB="31" NAME="M_AXI_GP1_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="BID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="51" MPD_INDEX="186" MSB="31" NAME="M_AXI_GP1_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_BID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWADDR" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="52" MPD_INDEX="170" MSB="31" NAME="M_AXI_GP1_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="WDATA" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="53" MPD_INDEX="171" MSB="31" NAME="M_AXI_GP1_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_WDATA" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARCACHE" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="54" MPD_INDEX="172" MSB="3" NAME="M_AXI_GP1_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARLEN" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="55" MPD_INDEX="173" MSB="3" NAME="M_AXI_GP1_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="RLAST" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="56" MPD_INDEX="183" NAME="M_AXI_GP1_RLAST" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_RLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWQOS" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="57" MPD_INDEX="177" MSB="3" NAME="M_AXI_GP1_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="58" MPD_INDEX="181" NAME="M_AXI_GP1_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWCACHE" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="59" MPD_INDEX="175" MSB="3" NAME="M_AXI_GP1_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWLEN" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="60" MPD_INDEX="176" MSB="3" NAME="M_AXI_GP1_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="WSTRB" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="61" MPD_INDEX="178" MSB="3" NAME="M_AXI_GP1_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_WSTRB" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="WREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="62" MPD_INDEX="185" NAME="M_AXI_GP1_WREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_WREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="63" MPD_INDEX="179" NAME="M_AXI_GP1_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ACLK">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="64" MPD_INDEX="180" NAME="M_AXI_GP1_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="BVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="65" MPD_INDEX="182" NAME="M_AXI_GP1_BVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_BVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="RVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="66" MPD_INDEX="184" NAME="M_AXI_GP1_RVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_RVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="RDATA" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="67" MPD_INDEX="190" MSB="31" NAME="M_AXI_GP1_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_RDATA" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="RID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="68" MPD_INDEX="187" MSB="31" NAME="M_AXI_GP1_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_RID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="BRESP" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="69" MPD_INDEX="188" MSB="1" NAME="M_AXI_GP1_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="RRESP" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="70" MPD_INDEX="189" MSB="1" NAME="M_AXI_GP1_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="RREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="71" MPD_INDEX="155" NAME="M_AXI_GP1_RREADY" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_RREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="WVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="72" MPD_INDEX="157" NAME="M_AXI_GP1_WVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_WVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="73" MPD_INDEX="152" NAME="M_AXI_GP1_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="74" MPD_INDEX="159" MSB="31" NAME="M_AXI_GP1_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWID" VECFORMULA="[32-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="WLAST" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="75" MPD_INDEX="156" NAME="M_AXI_GP1_WLAST" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_WLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="ARSIZE" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="76" MPD_INDEX="163" MSB="2" NAME="M_AXI_GP1_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="AWVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="77" MPD_INDEX="153" NAME="M_AXI_GP1_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_AWVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="WREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="78" MPD_INDEX="237" NAME="S_AXI_GP1_WREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_WREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="RVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="79" MPD_INDEX="318" NAME="S_AXI_HP0_RVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_RVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="WREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="80" MPD_INDEX="365" NAME="S_AXI_HP1_WREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_WREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="WREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="81" MPD_INDEX="411" NAME="S_AXI_HP2_WREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_WREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="WREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="82" MPD_INDEX="457" NAME="S_AXI_HP3_WREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_WREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="WREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="83" MPD_INDEX="277" NAME="S_AXI_ACP_WREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_WREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="84" MPD_INDEX="355" MSB="5" NAME="S_AXI_HP0_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="WID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="85" MPD_INDEX="356" MSB="5" NAME="S_AXI_HP0_WID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_WID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="WDATA" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="86" MPD_INDEX="357" MSB="63" NAME="S_AXI_HP0_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_WDATA" VECFORMULA="[(64- 1) :0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="WSTRB" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="87" MPD_INDEX="358" MSB="7" NAME="S_AXI_HP0_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_WSTRB" VECFORMULA="[((64/8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="RLAST" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="88" MPD_INDEX="409" NAME="S_AXI_HP2_RLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_RLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="89" MPD_INDEX="407" NAME="S_AXI_HP2_AWREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="RVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="90" MPD_INDEX="364" NAME="S_AXI_HP1_RVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_RVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="RRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="91" MPD_INDEX="367" MSB="1" NAME="S_AXI_HP1_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="92" MPD_INDEX="377" NAME="S_AXI_HP1_AWVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="RREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="93" MPD_INDEX="380" NAME="S_AXI_HP1_RREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_RREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="BID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="94" MPD_INDEX="368" MSB="5" NAME="S_AXI_HP1_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_BID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="WLAST" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="95" MPD_INDEX="381" NAME="S_AXI_HP1_WLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_WLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="RID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="96" MPD_INDEX="369" MSB="5" NAME="S_AXI_HP1_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_RID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="RDATA" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="97" MPD_INDEX="370" MSB="63" NAME="S_AXI_HP1_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_RDATA" VECFORMULA="[(64- 1) :0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="98" MPD_INDEX="375" NAME="S_AXI_HP1_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ACLK">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="99" MPD_INDEX="376" NAME="S_AXI_HP1_ARVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="BREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="100" MPD_INDEX="378" NAME="S_AXI_HP1_BREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_BREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="WVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="101" MPD_INDEX="383" NAME="S_AXI_HP1_WVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_WVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="102" MPD_INDEX="386" MSB="2" NAME="S_AXI_HP1_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="103" MPD_INDEX="384" MSB="1" NAME="S_AXI_HP1_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="104" MPD_INDEX="406" NAME="S_AXI_HP2_ARREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="105" MPD_INDEX="385" MSB="1" NAME="S_AXI_HP1_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="106" MPD_INDEX="387" MSB="1" NAME="S_AXI_HP1_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="107" MPD_INDEX="388" MSB="1" NAME="S_AXI_HP1_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="108" MPD_INDEX="389" MSB="2" NAME="S_AXI_HP1_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="109" MPD_INDEX="390" MSB="2" NAME="S_AXI_HP1_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="110" MPD_INDEX="391" MSB="2" NAME="S_AXI_HP1_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="111" MPD_INDEX="392" MSB="31" NAME="S_AXI_HP1_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="112" MPD_INDEX="393" MSB="31" NAME="S_AXI_HP1_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="113" MPD_INDEX="394" MSB="3" NAME="S_AXI_HP1_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="114" MPD_INDEX="395" MSB="3" NAME="S_AXI_HP1_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="115" MPD_INDEX="396" MSB="3" NAME="S_AXI_HP1_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="RREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="116" MPD_INDEX="287" NAME="S_AXI_ACP_RREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_RREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="RID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="117" MPD_INDEX="281" MSB="2" NAME="S_AXI_ACP_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_RID" VECFORMULA="[(3- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="RDATA" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="118" MPD_INDEX="282" MSB="63" NAME="S_AXI_ACP_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_RDATA" VECFORMULA="[63:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="119" MPD_INDEX="283" NAME="S_AXI_ACP_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ACLK">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="120" MPD_INDEX="284" NAME="S_AXI_ACP_ARVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="BREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="121" MPD_INDEX="286" NAME="S_AXI_ACP_BREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_BREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="WVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="122" MPD_INDEX="289" NAME="S_AXI_ACP_WVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_WVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="123" MPD_INDEX="302" MSB="3" NAME="S_AXI_ACP_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="124" MPD_INDEX="290" MSB="2" NAME="S_AXI_ACP_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARID" VECFORMULA="[(3- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="125" MPD_INDEX="298" MSB="3" NAME="S_AXI_ACP_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="126" MPD_INDEX="291" MSB="2" NAME="S_AXI_ACP_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="127" MPD_INDEX="292" MSB="2" NAME="S_AXI_ACP_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWID" VECFORMULA="[(3- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="128" MPD_INDEX="293" MSB="2" NAME="S_AXI_ACP_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="WID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="129" MPD_INDEX="294" MSB="2" NAME="S_AXI_ACP_WID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_WID" VECFORMULA="[(3- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="130" MPD_INDEX="295" MSB="31" NAME="S_AXI_ACP_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="131" MPD_INDEX="296" MSB="31" NAME="S_AXI_ACP_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="132" MPD_INDEX="297" MSB="3" NAME="S_AXI_ACP_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="133" MPD_INDEX="299" MSB="3" NAME="S_AXI_ACP_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="134" MPD_INDEX="303" MSB="1" NAME="S_AXI_ACP_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="135" MPD_INDEX="300" MSB="3" NAME="S_AXI_ACP_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="136" MPD_INDEX="306" MSB="1" NAME="S_AXI_ACP_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="137" MPD_INDEX="301" MSB="3" NAME="S_AXI_ACP_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="138" MPD_INDEX="305" MSB="2" NAME="S_AXI_ACP_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="139" MPD_INDEX="304" MSB="1" NAME="S_AXI_ACP_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="140" MPD_INDEX="307" MSB="1" NAME="S_AXI_ACP_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="141" MPD_INDEX="308" MSB="2" NAME="S_AXI_ACP_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARUSER" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="4" LSB="0" MHS_INDEX="142" MPD_INDEX="309" MSB="4" NAME="S_AXI_ACP_ARUSER" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARUSER" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWUSER" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="4" LSB="0" MHS_INDEX="143" MPD_INDEX="310" MSB="4" NAME="S_AXI_ACP_AWUSER" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWUSER" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="WDATA" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="144" MPD_INDEX="311" MSB="63" NAME="S_AXI_ACP_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_WDATA" VECFORMULA="[63:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="WSTRB" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="145" MPD_INDEX="312" MSB="7" NAME="S_AXI_ACP_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_WSTRB" VECFORMULA="[7:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="RLAST" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="146" MPD_INDEX="195" NAME="S_AXI_GP0_RLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_RLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="BVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="147" MPD_INDEX="194" NAME="S_AXI_GP0_BVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_BVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="RID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="148" MPD_INDEX="242" MSB="2" NAME="S_AXI_GP1_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_RID" VECFORMULA="[(3- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="149" MPD_INDEX="243" NAME="S_AXI_GP1_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ACLK">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="150" MPD_INDEX="244" NAME="S_AXI_GP1_ARVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="BREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="151" MPD_INDEX="246" NAME="S_AXI_GP1_BREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_BREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="WVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="152" MPD_INDEX="249" NAME="S_AXI_GP1_WVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_WVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="153" MPD_INDEX="252" MSB="2" NAME="S_AXI_GP1_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="154" MPD_INDEX="250" MSB="1" NAME="S_AXI_GP1_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="155" MPD_INDEX="315" NAME="S_AXI_HP0_AWREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="156" MPD_INDEX="251" MSB="1" NAME="S_AXI_GP1_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="157" MPD_INDEX="253" MSB="1" NAME="S_AXI_GP1_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="158" MPD_INDEX="254" MSB="1" NAME="S_AXI_GP1_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="159" MPD_INDEX="255" MSB="2" NAME="S_AXI_GP1_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="160" MPD_INDEX="256" MSB="2" NAME="S_AXI_GP1_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="161" MPD_INDEX="257" MSB="2" NAME="S_AXI_GP1_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="162" MPD_INDEX="258" MSB="31" NAME="S_AXI_GP1_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="163" MPD_INDEX="259" MSB="31" NAME="S_AXI_GP1_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="WDATA" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="164" MPD_INDEX="260" MSB="31" NAME="S_AXI_GP1_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_WDATA" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="165" MPD_INDEX="261" MSB="3" NAME="S_AXI_GP1_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="166" MPD_INDEX="263" MSB="3" NAME="S_AXI_GP1_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="167" MPD_INDEX="262" MSB="3" NAME="S_AXI_GP1_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="168" MPD_INDEX="266" MSB="3" NAME="S_AXI_GP1_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="169" MPD_INDEX="314" NAME="S_AXI_HP0_ARREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="170" MPD_INDEX="264" MSB="3" NAME="S_AXI_GP1_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="171" MPD_INDEX="265" MSB="3" NAME="S_AXI_GP1_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="WSTRB" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="172" MPD_INDEX="267" MSB="3" NAME="S_AXI_GP1_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_WSTRB" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="173" MPD_INDEX="268" MSB="31" NAME="S_AXI_GP1_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARID" VECFORMULA="[(32- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="174" MPD_INDEX="269" MSB="31" NAME="S_AXI_GP1_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWID" VECFORMULA="[(32- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="WID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="175" MPD_INDEX="270" MSB="31" NAME="S_AXI_GP1_WID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_WID" VECFORMULA="[(32- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="RLAST" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="176" MPD_INDEX="363" NAME="S_AXI_HP1_RLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_RLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="177" MPD_INDEX="361" NAME="S_AXI_HP1_AWREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="RLAST" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="178" MPD_INDEX="317" NAME="S_AXI_HP0_RLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_RLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="BVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="179" MPD_INDEX="316" NAME="S_AXI_HP0_BVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_BVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="180" MPD_INDEX="223" MSB="3" NAME="S_AXI_GP0_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="181" MPD_INDEX="213" MSB="1" NAME="S_AXI_GP0_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="182" MPD_INDEX="214" MSB="1" NAME="S_AXI_GP0_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="183" MPD_INDEX="215" MSB="2" NAME="S_AXI_GP0_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="184" MPD_INDEX="216" MSB="2" NAME="S_AXI_GP0_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="185" MPD_INDEX="217" MSB="2" NAME="S_AXI_GP0_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="186" MPD_INDEX="218" MSB="31" NAME="S_AXI_GP0_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="187" MPD_INDEX="219" MSB="31" NAME="S_AXI_GP0_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="WDATA" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="188" MPD_INDEX="220" MSB="31" NAME="S_AXI_GP0_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_WDATA" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="189" MPD_INDEX="221" MSB="3" NAME="S_AXI_GP0_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="BVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="190" MPD_INDEX="234" NAME="S_AXI_GP1_BVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_BVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="191" MPD_INDEX="222" MSB="3" NAME="S_AXI_GP0_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="192" MPD_INDEX="226" MSB="3" NAME="S_AXI_GP0_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="ARREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="193" MPD_INDEX="232" NAME="S_AXI_GP1_ARREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="194" MPD_INDEX="224" MSB="3" NAME="S_AXI_GP0_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="WSTRB" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="195" MPD_INDEX="227" MSB="3" NAME="S_AXI_GP0_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_WSTRB" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="196" MPD_INDEX="228" MSB="31" NAME="S_AXI_GP0_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARID" VECFORMULA="[(32- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="197" MPD_INDEX="229" MSB="31" NAME="S_AXI_GP0_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWID" VECFORMULA="[(32- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="WID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="198" MPD_INDEX="230" MSB="31" NAME="S_AXI_GP0_WID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_WID" VECFORMULA="[(32- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="BRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="199" MPD_INDEX="320" MSB="1" NAME="S_AXI_HP0_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="WREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="200" MPD_INDEX="319" NAME="S_AXI_HP0_WREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_WREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="RVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="201" MPD_INDEX="236" NAME="S_AXI_GP1_RVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_RVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="RRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="202" MPD_INDEX="239" MSB="1" NAME="S_AXI_GP1_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="203" MPD_INDEX="245" NAME="S_AXI_GP1_AWVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="RREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="204" MPD_INDEX="247" NAME="S_AXI_GP1_RREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_RREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="RDATA" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="205" MPD_INDEX="240" MSB="31" NAME="S_AXI_GP1_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_RDATA" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="WLAST" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="206" MPD_INDEX="248" NAME="S_AXI_GP1_WLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_WLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="BID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="207" MPD_INDEX="241" MSB="2" NAME="S_AXI_GP1_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_BID" VECFORMULA="[(3- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="208" MPD_INDEX="193" NAME="S_AXI_GP0_AWREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="BRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="209" MPD_INDEX="198" MSB="1" NAME="S_AXI_GP0_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="210" MPD_INDEX="192" NAME="S_AXI_GP0_ARREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="BRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="211" MPD_INDEX="238" MSB="1" NAME="S_AXI_GP1_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="RLAST" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="212" MPD_INDEX="235" NAME="S_AXI_GP1_RLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_RLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="RVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="213" MPD_INDEX="196" NAME="S_AXI_GP0_RVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_RVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="RRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="214" MPD_INDEX="199" MSB="1" NAME="S_AXI_GP0_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="215" MPD_INDEX="205" NAME="S_AXI_GP0_AWVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="RREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="216" MPD_INDEX="207" NAME="S_AXI_GP0_RREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_RREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="RDATA" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="217" MPD_INDEX="200" MSB="31" NAME="S_AXI_GP0_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_RDATA" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="WLAST" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="218" MPD_INDEX="208" NAME="S_AXI_GP0_WLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_WLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="BID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="219" MPD_INDEX="201" MSB="31" NAME="S_AXI_GP0_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_BID" VECFORMULA="[(32- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="RID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="220" MPD_INDEX="202" MSB="31" NAME="S_AXI_GP0_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_RID" VECFORMULA="[(32- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="221" MPD_INDEX="203" NAME="S_AXI_GP0_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="222" MPD_INDEX="204" NAME="S_AXI_GP0_ARVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="BREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="223" MPD_INDEX="206" NAME="S_AXI_GP0_BREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_BREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="WVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="224" MPD_INDEX="209" NAME="S_AXI_GP0_WVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_WVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="225" MPD_INDEX="212" MSB="2" NAME="S_AXI_GP0_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="AWLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="226" MPD_INDEX="225" MSB="3" NAME="S_AXI_GP0_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="AWREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="227" MPD_INDEX="233" NAME="S_AXI_GP1_AWREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_AWREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="228" MPD_INDEX="210" MSB="1" NAME="S_AXI_GP0_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="ARLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="229" MPD_INDEX="211" MSB="1" NAME="S_AXI_GP0_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="230" MPD_INDEX="435" MSB="2" NAME="S_AXI_HP2_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="231" MPD_INDEX="436" MSB="2" NAME="S_AXI_HP2_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="232" MPD_INDEX="437" MSB="2" NAME="S_AXI_HP2_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="233" MPD_INDEX="438" MSB="31" NAME="S_AXI_HP2_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="234" MPD_INDEX="439" MSB="31" NAME="S_AXI_HP2_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="235" MPD_INDEX="440" MSB="3" NAME="S_AXI_HP2_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="236" MPD_INDEX="441" MSB="3" NAME="S_AXI_HP2_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="237" MPD_INDEX="442" MSB="3" NAME="S_AXI_HP2_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="238" MPD_INDEX="443" MSB="3" NAME="S_AXI_HP2_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="BRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="239" MPD_INDEX="458" MSB="1" NAME="S_AXI_HP3_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="240" MPD_INDEX="445" MSB="3" NAME="S_AXI_HP2_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="241" MPD_INDEX="444" MSB="3" NAME="S_AXI_HP2_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="242" MPD_INDEX="446" MSB="5" NAME="S_AXI_HP2_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="BVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="243" MPD_INDEX="454" NAME="S_AXI_HP3_BVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_BVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="244" MPD_INDEX="447" MSB="5" NAME="S_AXI_HP2_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="WID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="245" MPD_INDEX="448" MSB="5" NAME="S_AXI_HP2_WID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_WID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="WDATA" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="246" MPD_INDEX="449" MSB="63" NAME="S_AXI_HP2_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_WDATA" VECFORMULA="[(64- 1) :0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="WSTRB" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="247" MPD_INDEX="450" MSB="7" NAME="S_AXI_HP2_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_WSTRB" VECFORMULA="[((64/8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="RLAST" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="248" MPD_INDEX="275" NAME="S_AXI_ACP_RLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_RLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="ARREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="249" MPD_INDEX="273" NAME="S_AXI_ACP_ARREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="RVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="250" MPD_INDEX="456" NAME="S_AXI_HP3_RVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_RVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="RRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="251" MPD_INDEX="459" MSB="1" NAME="S_AXI_HP3_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="252" MPD_INDEX="469" NAME="S_AXI_HP3_AWVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="RREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="253" MPD_INDEX="472" NAME="S_AXI_HP3_RREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_RREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="BID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="254" MPD_INDEX="460" MSB="5" NAME="S_AXI_HP3_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_BID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="WLAST" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="255" MPD_INDEX="473" NAME="S_AXI_HP3_WLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_WLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="RID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="256" MPD_INDEX="461" MSB="5" NAME="S_AXI_HP3_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_RID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="RDATA" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="257" MPD_INDEX="462" MSB="63" NAME="S_AXI_HP3_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_RDATA" VECFORMULA="[(64- 1) :0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="258" MPD_INDEX="467" NAME="S_AXI_HP3_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ACLK">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="259" MPD_INDEX="468" NAME="S_AXI_HP3_ARVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="BREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="260" MPD_INDEX="470" NAME="S_AXI_HP3_BREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_BREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="WVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="261" MPD_INDEX="475" NAME="S_AXI_HP3_WVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_WVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="262" MPD_INDEX="478" MSB="2" NAME="S_AXI_HP3_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="263" MPD_INDEX="476" MSB="1" NAME="S_AXI_HP3_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="264" MPD_INDEX="272" NAME="S_AXI_ACP_AWREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="265" MPD_INDEX="477" MSB="1" NAME="S_AXI_HP3_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="266" MPD_INDEX="479" MSB="1" NAME="S_AXI_HP3_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="267" MPD_INDEX="480" MSB="1" NAME="S_AXI_HP3_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="268" MPD_INDEX="481" MSB="2" NAME="S_AXI_HP3_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="269" MPD_INDEX="482" MSB="2" NAME="S_AXI_HP3_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="270" MPD_INDEX="483" MSB="2" NAME="S_AXI_HP3_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="271" MPD_INDEX="484" MSB="31" NAME="S_AXI_HP3_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="272" MPD_INDEX="485" MSB="31" NAME="S_AXI_HP3_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="273" MPD_INDEX="486" MSB="3" NAME="S_AXI_HP3_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="274" MPD_INDEX="487" MSB="3" NAME="S_AXI_HP3_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="275" MPD_INDEX="488" MSB="3" NAME="S_AXI_HP3_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="276" MPD_INDEX="489" MSB="3" NAME="S_AXI_HP3_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="BRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="277" MPD_INDEX="278" MSB="1" NAME="S_AXI_ACP_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="278" MPD_INDEX="491" MSB="3" NAME="S_AXI_HP3_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="279" MPD_INDEX="490" MSB="3" NAME="S_AXI_HP3_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="280" MPD_INDEX="492" MSB="5" NAME="S_AXI_HP3_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="BVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="281" MPD_INDEX="274" NAME="S_AXI_ACP_BVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_BVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="282" MPD_INDEX="493" MSB="5" NAME="S_AXI_HP3_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="WID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="283" MPD_INDEX="494" MSB="5" NAME="S_AXI_HP3_WID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_WID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="WDATA" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="284" MPD_INDEX="495" MSB="63" NAME="S_AXI_HP3_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_WDATA" VECFORMULA="[(64- 1) :0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="WSTRB" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="285" MPD_INDEX="496" MSB="7" NAME="S_AXI_HP3_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_WSTRB" VECFORMULA="[((64/8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="RVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="286" MPD_INDEX="276" NAME="S_AXI_ACP_RVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_RVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="WLAST" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="287" MPD_INDEX="288" NAME="S_AXI_ACP_WLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_WLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="RRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="288" MPD_INDEX="279" MSB="1" NAME="S_AXI_ACP_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="BID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="289" MPD_INDEX="280" MSB="2" NAME="S_AXI_ACP_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_BID" VECFORMULA="[(3- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="AWVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="290" MPD_INDEX="285" NAME="S_AXI_ACP_AWVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_AWVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="291" MPD_INDEX="397" MSB="3" NAME="S_AXI_HP1_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="BRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="292" MPD_INDEX="412" MSB="1" NAME="S_AXI_HP2_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="293" MPD_INDEX="399" MSB="3" NAME="S_AXI_HP1_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="294" MPD_INDEX="398" MSB="3" NAME="S_AXI_HP1_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="295" MPD_INDEX="400" MSB="5" NAME="S_AXI_HP1_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="BVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="296" MPD_INDEX="408" NAME="S_AXI_HP2_BVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_BVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="AWID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="297" MPD_INDEX="401" MSB="5" NAME="S_AXI_HP1_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_AWID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="WID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="298" MPD_INDEX="402" MSB="5" NAME="S_AXI_HP1_WID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_WID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="WDATA" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="299" MPD_INDEX="403" MSB="63" NAME="S_AXI_HP1_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_WDATA" VECFORMULA="[(64 - 1) :0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="WSTRB" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="300" MPD_INDEX="404" MSB="7" NAME="S_AXI_HP1_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_WSTRB" VECFORMULA="[((64/8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="RLAST" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="301" MPD_INDEX="455" NAME="S_AXI_HP3_RLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_RLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="AWREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="302" MPD_INDEX="453" NAME="S_AXI_HP3_AWREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_AWREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="RVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="303" MPD_INDEX="410" NAME="S_AXI_HP2_RVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_RVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="RRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="304" MPD_INDEX="413" MSB="1" NAME="S_AXI_HP2_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="305" MPD_INDEX="423" NAME="S_AXI_HP2_AWVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="RREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="306" MPD_INDEX="426" NAME="S_AXI_HP2_RREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_RREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="BID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="307" MPD_INDEX="414" MSB="5" NAME="S_AXI_HP2_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_BID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="WLAST" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="308" MPD_INDEX="427" NAME="S_AXI_HP2_WLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_WLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="RID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="309" MPD_INDEX="415" MSB="5" NAME="S_AXI_HP2_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_RID" VECFORMULA="[(6- 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="RDATA" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="310" MPD_INDEX="416" MSB="63" NAME="S_AXI_HP2_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_RDATA" VECFORMULA="[(64- 1) :0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="311" MPD_INDEX="421" NAME="S_AXI_HP2_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ACLK">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="312" MPD_INDEX="422" NAME="S_AXI_HP2_ARVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="BREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="313" MPD_INDEX="424" NAME="S_AXI_HP2_BREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_BREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="WVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="314" MPD_INDEX="429" NAME="S_AXI_HP2_WVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_WVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="315" MPD_INDEX="432" MSB="2" NAME="S_AXI_HP2_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="316" MPD_INDEX="430" MSB="1" NAME="S_AXI_HP2_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="ARREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="317" MPD_INDEX="452" NAME="S_AXI_HP3_ARREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="ARLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="318" MPD_INDEX="431" MSB="1" NAME="S_AXI_HP2_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="319" MPD_INDEX="433" MSB="1" NAME="S_AXI_HP2_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="AWLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="320" MPD_INDEX="434" MSB="1" NAME="S_AXI_HP2_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="RRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="321" MPD_INDEX="321" MSB="1" NAME="S_AXI_HP0_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="322" MPD_INDEX="331" NAME="S_AXI_HP0_AWVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="RREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="323" MPD_INDEX="334" NAME="S_AXI_HP0_RREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_RREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="BID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="324" MPD_INDEX="322" MSB="5" NAME="S_AXI_HP0_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_BID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="WLAST" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="325" MPD_INDEX="335" NAME="S_AXI_HP0_WLAST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_WLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="RID" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="326" MPD_INDEX="323" MSB="5" NAME="S_AXI_HP0_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_RID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="RDATA" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="63" LSB="0" MHS_INDEX="327" MPD_INDEX="324" MSB="63" NAME="S_AXI_HP0_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_RDATA" VECFORMULA="[(64- 1) :0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="328" MPD_INDEX="329" NAME="S_AXI_HP0_ACLK" SIGIS="CLK" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="329" MPD_INDEX="330" NAME="S_AXI_HP0_ARVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="BREADY" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="330" MPD_INDEX="332" NAME="S_AXI_HP0_BREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_BREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="WVALID" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="331" MPD_INDEX="337" NAME="S_AXI_HP0_WVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_WVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="332" MPD_INDEX="340" MSB="2" NAME="S_AXI_HP0_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="333" MPD_INDEX="338" MSB="1" NAME="S_AXI_HP0_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="ARREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="334" MPD_INDEX="360" NAME="S_AXI_HP1_ARREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="335" MPD_INDEX="339" MSB="1" NAME="S_AXI_HP0_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWBURST" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="336" MPD_INDEX="341" MSB="1" NAME="S_AXI_HP0_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWLOCK" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="337" MPD_INDEX="342" MSB="1" NAME="S_AXI_HP0_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWSIZE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="338" MPD_INDEX="343" MSB="2" NAME="S_AXI_HP0_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="339" MPD_INDEX="344" MSB="2" NAME="S_AXI_HP0_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWPROT" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="340" MPD_INDEX="345" MSB="2" NAME="S_AXI_HP0_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="341" MPD_INDEX="346" MSB="31" NAME="S_AXI_HP0_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWADDR" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="342" MPD_INDEX="347" MSB="31" NAME="S_AXI_HP0_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="343" MPD_INDEX="348" MSB="3" NAME="S_AXI_HP0_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="344" MPD_INDEX="349" MSB="3" NAME="S_AXI_HP0_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="345" MPD_INDEX="350" MSB="3" NAME="S_AXI_HP0_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWCACHE" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="346" MPD_INDEX="351" MSB="3" NAME="S_AXI_HP0_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="BRESP" DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="347" MPD_INDEX="366" MSB="1" NAME="S_AXI_HP1_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWQOS" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="348" MPD_INDEX="353" MSB="3" NAME="S_AXI_HP0_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="AWLEN" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="349" MPD_INDEX="352" MSB="3" NAME="S_AXI_HP0_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="ARID" DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="350" MPD_INDEX="354" MSB="5" NAME="S_AXI_HP0_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARID" VECFORMULA="[(6 - 1) : 0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="BVALID" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="351" MPD_INDEX="362" NAME="S_AXI_HP1_BVALID" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_BVALID">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="WREADY" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="352" MPD_INDEX="197" NAME="S_AXI_GP0_WREADY" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_WREADY">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="353" MPD_INDEX="111" NAME="M_AXI_GP0_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP0_ARESETN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="354" MPD_INDEX="336" NAME="S_AXI_HP0_WRISSUECAP1_EN" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_WRISSUECAP1_EN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="355" MPD_INDEX="231" NAME="S_AXI_GP1_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP1_ARESETN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="356" MPD_INDEX="191" NAME="S_AXI_GP0_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_S_AXI_GP0_ARESETN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="357" MPD_INDEX="271" NAME="S_AXI_ACP_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_S_AXI_ACP_ARESETN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="358" MPD_INDEX="313" NAME="S_AXI_HP0_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_ARESETN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="359" MPD_INDEX="325" MSB="7" NAME="S_AXI_HP0_RCOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_RCOUNT" VECFORMULA="[7:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="360" MPD_INDEX="326" MSB="7" NAME="S_AXI_HP0_WCOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_WCOUNT" VECFORMULA="[7:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="361" MPD_INDEX="327" MSB="2" NAME="S_AXI_HP0_RACOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_RACOUNT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="362" MPD_INDEX="328" MSB="5" NAME="S_AXI_HP0_WACOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_WACOUNT" VECFORMULA="[5:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="363" MPD_INDEX="333" NAME="S_AXI_HP0_RDISSUECAP1_EN" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP0_RDISSUECAP1_EN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="364" MPD_INDEX="359" NAME="S_AXI_HP1_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_ARESETN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="365" MPD_INDEX="382" NAME="S_AXI_HP1_WRISSUECAP1_EN" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_WRISSUECAP1_EN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="366" MPD_INDEX="371" MSB="7" NAME="S_AXI_HP1_RCOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_RCOUNT" VECFORMULA="[7:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="367" MPD_INDEX="372" MSB="7" NAME="S_AXI_HP1_WCOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_WCOUNT" VECFORMULA="[7:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="368" MPD_INDEX="373" MSB="2" NAME="S_AXI_HP1_RACOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_RACOUNT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="369" MPD_INDEX="374" MSB="5" NAME="S_AXI_HP1_WACOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_WACOUNT" VECFORMULA="[5:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="370" MPD_INDEX="379" NAME="S_AXI_HP1_RDISSUECAP1_EN" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP1_RDISSUECAP1_EN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="371" MPD_INDEX="405" NAME="S_AXI_HP2_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_ARESETN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="372" MPD_INDEX="428" NAME="S_AXI_HP2_WRISSUECAP1_EN" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_WRISSUECAP1_EN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="373" MPD_INDEX="417" MSB="7" NAME="S_AXI_HP2_RCOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_RCOUNT" VECFORMULA="[7:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="374" MPD_INDEX="418" MSB="7" NAME="S_AXI_HP2_WCOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_WCOUNT" VECFORMULA="[7:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="375" MPD_INDEX="419" MSB="2" NAME="S_AXI_HP2_RACOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_RACOUNT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="376" MPD_INDEX="420" MSB="5" NAME="S_AXI_HP2_WACOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_WACOUNT" VECFORMULA="[5:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="377" MPD_INDEX="425" NAME="S_AXI_HP2_RDISSUECAP1_EN" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP2_RDISSUECAP1_EN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="378" MPD_INDEX="451" NAME="S_AXI_HP3_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_ARESETN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="379" MPD_INDEX="474" NAME="S_AXI_HP3_WRISSUECAP1_EN" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_WRISSUECAP1_EN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="380" MPD_INDEX="463" MSB="7" NAME="S_AXI_HP3_RCOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_RCOUNT" VECFORMULA="[7:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="381" MPD_INDEX="464" MSB="7" NAME="S_AXI_HP3_WCOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_WCOUNT" VECFORMULA="[7:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="382" MPD_INDEX="465" MSB="2" NAME="S_AXI_HP3_RACOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_RACOUNT" VECFORMULA="[2:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="5" LSB="0" MHS_INDEX="383" MPD_INDEX="466" MSB="5" NAME="S_AXI_HP3_WACOUNT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_WACOUNT" VECFORMULA="[5:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="384" MPD_INDEX="471" NAME="S_AXI_HP3_RDISSUECAP1_EN" SIGNAME="ps7_axi_interconnect_0_S_AXI_HP3_RDISSUECAP1_EN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="385" MPD_INDEX="151" NAME="M_AXI_GP1_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_AXI_GP1_ARESETN">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" MPD_INDEX="0" NAME="INTERCONNECT_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="2" MSB="1" NAME="S_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_S_ARESETN" VECFORMULA="[(2-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="O" MPD_INDEX="3" NAME="M_AXI_ARESET_OUT_N" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="aresetn"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ACLK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="5" MSB="1" NAME="S_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_ACLK" VECFORMULA="[(2-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="6" MSB="1" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWID" VECFORMULA="[((2*1)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="7" MSB="63" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWADDR" VECFORMULA="[((2*32)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="8" MSB="15" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWLEN" VECFORMULA="[((2*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="9" MSB="5" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWSIZE" VECFORMULA="[((2*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWBURST" VECFORMULA="[((2*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="11" MSB="3" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWLOCK" VECFORMULA="[((2*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="12" MSB="7" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWCACHE" VECFORMULA="[((2*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="13" MSB="5" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWPROT" VECFORMULA="[((2*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="14" MSB="7" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWQOS" VECFORMULA="[((2*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWUSER" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="15" MSB="1" NAME="S_AXI_AWUSER" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWUSER" VECFORMULA="[((2*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWVALID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_AWVALID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWVALID" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_AWREADY" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="17" MSB="1" NAME="S_AXI_AWREADY" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWREADY" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_AWREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="18" MSB="63" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WDATA" VECFORMULA="[((2*32)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_WDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="19" MSB="7" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WSTRB" VECFORMULA="[(((2*32)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_WSTRB"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_WLAST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_WLAST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WLAST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_WLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_WUSER" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="21" MSB="1" NAME="S_AXI_WUSER" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WUSER" VECFORMULA="[((2*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_WVALID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="22" MSB="1" NAME="S_AXI_WVALID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WVALID" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_WVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_WREADY" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="S_AXI_WREADY" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WREADY" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_WREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_BID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="24" MSB="1" NAME="S_AXI_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_BID" VECFORMULA="[((2*1)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_BID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="25" MSB="3" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_BRESP" VECFORMULA="[((2*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_BRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_BUSER" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="S_AXI_BUSER" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_BUSER" VECFORMULA="[((2*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_BVALID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="S_AXI_BVALID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_BVALID" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_BVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_BREADY" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="28" MSB="1" NAME="S_AXI_BREADY" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_BREADY" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_BREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="29" MSB="1" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARID" VECFORMULA="[((2*1)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="30" MSB="63" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARADDR" VECFORMULA="[((2*32)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARADDR"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="31" MSB="15" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARLEN" VECFORMULA="[((2*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARLEN"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="32" MSB="5" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARSIZE" VECFORMULA="[((2*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="33" MSB="3" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARBURST" VECFORMULA="[((2*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARBURST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="34" MSB="3" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARLOCK" VECFORMULA="[((2*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="35" MSB="7" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARCACHE" VECFORMULA="[((2*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="36" MSB="5" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARPROT" VECFORMULA="[((2*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARPROT"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="37" MSB="7" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARQOS" VECFORMULA="[((2*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARQOS"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARUSER" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="38" MSB="1" NAME="S_AXI_ARUSER" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARUSER" VECFORMULA="[((2*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARVALID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="39" MSB="1" NAME="S_AXI_ARVALID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARVALID" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_ARREADY" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="40" MSB="1" NAME="S_AXI_ARREADY" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARREADY" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_ARREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_RID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="41" MSB="1" NAME="S_AXI_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RID" VECFORMULA="[((2*1)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_RID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="42" MSB="63" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RDATA" VECFORMULA="[((2*32)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_RDATA"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="43" MSB="3" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RRESP" VECFORMULA="[((2*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_RRESP"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_RLAST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="44" MSB="1" NAME="S_AXI_RLAST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RLAST" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_RLAST"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_RUSER" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="S_AXI_RUSER" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RUSER" VECFORMULA="[((2*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_RVALID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="46" MSB="1" NAME="S_AXI_RVALID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RVALID" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_RVALID"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_S_RREADY" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="47" MSB="1" NAME="S_AXI_RREADY" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RREADY" VECFORMULA="[(2-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_0" PORT="M_AXI_DP_RREADY"/>
            <CONNECTION BUSINTERFACE="[M_AXI_DP]" INSTANCE="ps7_cortexa9_1" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ACLK" DIR="I" MPD_INDEX="48" NAME="M_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_ACLK" VECFORMULA="[(1-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWID" DIR="O" MPD_INDEX="49" NAME="M_AXI_AWID" SIGNAME="ps7_axi_interconnect_0_M_AWID" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="50" MSB="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[((1*32)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awaddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_awaddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="51" MSB="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWLEN" VECFORMULA="[((1*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="52" MSB="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWSIZE" VECFORMULA="[((1*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="53" MSB="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWBURST" VECFORMULA="[((1*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWLOCK" VECFORMULA="[((1*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="55" MSB="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWCACHE" VECFORMULA="[((1*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="56" MSB="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWPROT" VECFORMULA="[((1*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="57" MSB="3" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWREGION" VECFORMULA="[((1*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="58" MSB="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWQOS" VECFORMULA="[((1*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWUSER" DIR="O" MPD_INDEX="59" NAME="M_AXI_AWUSER" SIGNAME="ps7_axi_interconnect_0_M_AWUSER" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="O" MPD_INDEX="60" NAME="M_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_awvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="I" MPD_INDEX="61" NAME="M_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_awready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_awready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_WID" DIR="O" MPD_INDEX="62" NAME="M_AXI_WID" SIGNAME="ps7_axi_interconnect_0_M_WID" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="63" MSB="31" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[((1*32)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_wdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_wdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="64" MSB="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[(((1*32)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_wstrb"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_WLAST" DIR="O" MPD_INDEX="65" NAME="M_AXI_WLAST" SIGNAME="ps7_axi_interconnect_0_M_WLAST" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_WLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_WUSER" DIR="O" MPD_INDEX="66" NAME="M_AXI_WUSER" SIGNAME="ps7_axi_interconnect_0_M_WUSER" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="O" MPD_INDEX="67" NAME="M_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_wvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_wvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="I" MPD_INDEX="68" NAME="M_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_wready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_wready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_BID" DIR="I" MPD_INDEX="69" NAME="M_AXI_BID" SIGNAME="ps7_axi_interconnect_0_M_BID" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_BID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="70" MSB="1" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[((1*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_bresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_bresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_BUSER" DIR="I" MPD_INDEX="71" NAME="M_AXI_BUSER" SIGNAME="ps7_axi_interconnect_0_M_BUSER" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="I" MPD_INDEX="72" NAME="M_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_bvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_bvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="O" MPD_INDEX="73" NAME="M_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_bready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_bready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARID" DIR="O" MPD_INDEX="74" NAME="M_AXI_ARID" SIGNAME="ps7_axi_interconnect_0_M_ARID" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="75" MSB="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[((1*32)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_araddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_araddr"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="76" MSB="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARLEN" VECFORMULA="[((1*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARLEN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="77" MSB="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARSIZE" VECFORMULA="[((1*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARSIZE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="78" MSB="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARBURST" VECFORMULA="[((1*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARBURST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="79" MSB="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARLOCK" VECFORMULA="[((1*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARLOCK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="80" MSB="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARCACHE" VECFORMULA="[((1*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARCACHE"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="81" MSB="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARPROT" VECFORMULA="[((1*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARPROT"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="82" MSB="3" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARREGION" VECFORMULA="[((1*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="83" MSB="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARQOS" VECFORMULA="[((1*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARUSER" DIR="O" MPD_INDEX="84" NAME="M_AXI_ARUSER" SIGNAME="ps7_axi_interconnect_0_M_ARUSER" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="O" MPD_INDEX="85" NAME="M_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_arvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="I" MPD_INDEX="86" NAME="M_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_arready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_arready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_RID" DIR="I" MPD_INDEX="87" NAME="M_AXI_RID" SIGNAME="ps7_axi_interconnect_0_M_RID" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_RID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="88" MSB="31" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[((1*32)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_rdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_rdata"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="89" MSB="1" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[((1*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_rresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_rresp"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_RLAST" DIR="I" MPD_INDEX="90" NAME="M_AXI_RLAST" SIGNAME="ps7_axi_interconnect_0_M_RLAST" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_RLAST"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_RUSER" DIR="I" MPD_INDEX="91" NAME="M_AXI_RUSER" SIGNAME="ps7_axi_interconnect_0_M_RUSER" VECFORMULA="[((1*1)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="I" MPD_INDEX="92" NAME="M_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_rvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_rvalid"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="O" MPD_INDEX="93" NAME="M_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_uart_1" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_i2c_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_1" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_2" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_afi_3" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_can_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_sd_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ttc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ethernet_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_usb_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_wdt_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddr_0" PORT="s_axi_rready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpio_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ddrc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_xadc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ocmc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_gpv_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_s" PORT="s_axi_lite_rready"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_ram_1" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scugic_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scutimer_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="ps7_slcr_0" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="ps7_dma_ns" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="94" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(32 - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="95" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="97" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(32 - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="98" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="99" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="100" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="101" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="102" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="103" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(32 - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="104" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="105" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="106" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(32 - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="107" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="108" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="109" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="110" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4lite_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="M_AXI_GP0" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="2" NAME="M_AXI_GP1" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_BID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="4" NAME="S_AXI_GP1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_AWREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi4_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="5" NAME="S_AXI_HP0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_BID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARID"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DC" INSTANCE="pcp"/>
            <MASTER BUSINTERFACE="M_AXI_IC" INSTANCE="pcp"/>
            <MASTER BUSINTERFACE="M_AXI_MAC_DMA" INSTANCE="axi_openmac_0"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="6" NAME="S_AXI_HP1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_BID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_BVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="7" NAME="S_AXI_HP2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_BID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWLOCK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="8" NAME="S_AXI_HP3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_BID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_ARREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="9" NAME="S_AXI_ACP" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_BID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi4lite_mb_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="3" NAME="S_AXI_GP0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_WREADY"/>
          </PORTMAPS>
          <MASTERS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_uart_1" IPTYPE="PERIPHERAL" MHS_INDEX="20" MODCLASS="PERIPHERAL" MODTYPE="ps7_uart">
      <DESCRIPTION TYPE="SHORT">PS7 UART</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for AXI.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0001000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0001FFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_UART_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="50000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_HAS_MODEM" TYPE="STRING" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="2" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="4" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="5" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="7" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="8" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="9" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="10" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="11" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="12" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="13" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="14" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="17" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="18" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="19" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="uart0_0" MPD_INDEX="20" NAME="RX" SIGNAME="__NOC__">
          <DESCRIPTION>Serial Data In</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="uart0_0" MPD_INDEX="21" NAME="TX" SIGNAME="__NOC__">
          <DESCRIPTION>Serial Data Out</DESCRIPTION>
        </PORT>
        <PORT DIR="I" IOS="uart0_0" MPD_INDEX="22" NAME="CTSN" SIGNAME="__NOC__">
          <DESCRIPTION>Serial Data In</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="uart0_0" MPD_INDEX="23" NAME="RTSN" SIGNAME="__NOC__">
          <DESCRIPTION>Serial Data Out</DESCRIPTION>
        </PORT>
        <PORT DIR="I" IOS="uart0_0" MPD_INDEX="24" NAME="DSRN" SIGNAME="__NOC__">
          <DESCRIPTION>Serial Data In</DESCRIPTION>
        </PORT>
        <PORT DIR="I" IOS="uart0_0" MPD_INDEX="25" NAME="DCDN" SIGNAME="__NOC__">
          <DESCRIPTION>Serial Data In</DESCRIPTION>
        </PORT>
        <PORT DIR="I" IOS="uart0_0" MPD_INDEX="26" NAME="RIN" SIGNAME="__NOC__">
          <DESCRIPTION>Serial Data In</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="uart0_0" MPD_INDEX="27" NAME="DTRN" SIGNAME="__NOC__">
          <DESCRIPTION>Serial Data Out</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="uart0_0" TYPE="XIL_UART_V1_hide">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="RX"/>
            <PORTMAP DIR="O" PHYSICAL="TX"/>
            <PORTMAP DIR="I" PHYSICAL="CTSN"/>
            <PORTMAP DIR="O" PHYSICAL="RTSN"/>
            <PORTMAP DIR="I" PHYSICAL="DSRN"/>
            <PORTMAP DIR="I" PHYSICAL="DCDN"/>
            <PORTMAP DIR="I" PHYSICAL="RIN"/>
            <PORTMAP DIR="O" PHYSICAL="DTRN"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3758100480" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0001000" HIGHDECIMAL="3758104575" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0001FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_i2c_0" IPTYPE="PERIPHERAL" MHS_INDEX="21" MODCLASS="PERIPHERAL" MODTYPE="ps7_i2c">
      <DESCRIPTION TYPE="SHORT">PS7 i2c Interface</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PS7 Interface to Philips I2C bus v2.1</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0004000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0004FFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_I2C_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="111111115"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_HAS_INTERRUPT" TYPE="STRING" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="C_I2C_RESET" VALUE="-1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="i2c_0" MPD_INDEX="19" NAME="Sda_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="i2c_0" MPD_INDEX="20" NAME="Sda_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="i2c_0" MPD_INDEX="21" NAME="Sda_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="i2c_0" MPD_INDEX="22" NAME="Scl_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="i2c_0" MPD_INDEX="23" NAME="Scl_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="i2c_0" MPD_INDEX="24" NAME="Scl_T" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="i2c_0" IS_THREE_STATE="TRUE" MPD_INDEX="25" NAME="Sda" SIGNAME="__NOC__" TRI_I="Sda_I" TRI_O="Sda_O" TRI_T="Sda_T">
          <DESCRIPTION></DESCRIPTION>
        </PORT>
        <PORT DIR="IO" IOS="i2c_0" IS_THREE_STATE="TRUE" MPD_INDEX="26" NAME="Scl" SIGNAME="__NOC__" TRI_I="Scl_I" TRI_O="Scl_O" TRI_T="Scl_T">
          <DESCRIPTION></DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="i2c_0" TYPE="XIL_AXI_IIC_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Sda_I"/>
            <PORTMAP DIR="O" PHYSICAL="Sda_O"/>
            <PORTMAP DIR="O" PHYSICAL="Sda_T"/>
            <PORTMAP DIR="I" PHYSICAL="Scl_I"/>
            <PORTMAP DIR="O" PHYSICAL="Scl_O"/>
            <PORTMAP DIR="O" PHYSICAL="Scl_T"/>
            <PORTMAP DIR="IO" PHYSICAL="Sda"/>
            <PORTMAP DIR="IO" PHYSICAL="Scl"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3758112768" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0004000" HIGHDECIMAL="3758116863" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0004FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_0" IPTYPE="PERIPHERAL" MHS_INDEX="22" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <DESCRIPTION TYPE="SHORT">PS7 AFI Engine</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI MemoryMap to/from AXI Stream Direct Memory Access Engine</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8008000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8008FFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160782336" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8008000" HIGHDECIMAL="4160786431" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8008FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_1" IPTYPE="PERIPHERAL" MHS_INDEX="23" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <DESCRIPTION TYPE="SHORT">PS7 AFI Engine</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI MemoryMap to/from AXI Stream Direct Memory Access Engine</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8009000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8009FFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160786432" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8009000" HIGHDECIMAL="4160790527" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8009FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_2" IPTYPE="PERIPHERAL" MHS_INDEX="24" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <DESCRIPTION TYPE="SHORT">PS7 AFI Engine</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI MemoryMap to/from AXI Stream Direct Memory Access Engine</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF800A000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF800AFFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160790528" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800A000" HIGHDECIMAL="4160794623" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800AFFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_3" IPTYPE="PERIPHERAL" MHS_INDEX="25" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <DESCRIPTION TYPE="SHORT">PS7 AFI Engine</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI MemoryMap to/from AXI Stream Direct Memory Access Engine</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF800B000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF800BFFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160794624" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800B000" HIGHDECIMAL="4160798719" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800BFFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_can_0" IPTYPE="PERIPHERAL" MHS_INDEX="26" MODCLASS="PERIPHERAL" MODTYPE="ps7_can">
      <DESCRIPTION TYPE="SHORT">PS7 CAN Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Controller Area Network for AXI</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0008000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0008FFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_CAN_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="23809523"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="19" NAME="CAN_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="20" NAME="CAN_PHY_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="21" NAME="CAN_PHY_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="22" NAME="IP2Bus_IntrEvent" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3758129152" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0008000" HIGHDECIMAL="3758133247" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0008FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_sd_0" IPTYPE="PERIPHERAL" MHS_INDEX="27" MODCLASS="PERIPHERAL" MODTYPE="ps7_sdio">
      <DESCRIPTION TYPE="SHORT">PS7 SDIO Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">SD/SDIO/MMC Controller</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0100000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0100FFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_SDIO_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="50000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_HAS_CD" TYPE="STRING" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="C_HAS_WP" TYPE="STRING" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="5" NAME="C_HAS_POWER" TYPE="STRING" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3759144960" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0100000" HIGHDECIMAL="3759149055" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0100FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ttc_0" IPTYPE="PERIPHERAL" MHS_INDEX="28" MODCLASS="PERIPHERAL" MODTYPE="ps7_ttc">
      <DESCRIPTION TYPE="SHORT">PS7 Triple Timer/Counter</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Timer counter with AXI interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8001000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8001FFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_TTC_CLK0_CLKSRC" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_TTC_CLK1_CLKSRC" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="C_TTC_CLK2_CLKSRC" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="5" NAME="C_TTC_CLK0_FREQ_HZ" TYPE="INTEGER" VALUE="111111115"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="C_TTC_CLK1_FREQ_HZ" TYPE="INTEGER" VALUE="111111115"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="7" NAME="C_TTC_CLK2_FREQ_HZ" TYPE="INTEGER" VALUE="111111115"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" MPD_INDEX="0" NAME="CaptureTrig0" SIGNAME="__NOC__">
          <DESCRIPTION>Capture Trig 0</DESCRIPTION>
        </PORT>
        <PORT DIR="I" MPD_INDEX="1" NAME="CaptureTrig1" SIGNAME="__NOC__">
          <DESCRIPTION>Capture Trig 1</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="2" NAME="GenerateOut0" SIGNAME="__NOC__">
          <DESCRIPTION>Generate Out 0</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="3" NAME="GenerateOut1" SIGNAME="__NOC__">
          <DESCRIPTION>Generate Out 1</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="4" NAME="PWM0" SIGNAME="__NOC__">
          <DESCRIPTION>Pulse Width Modulation 0</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="5" NAME="Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="6" NAME="Freeze" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="8" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="9" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="10" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="11" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="13" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="14" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="15" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="20" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="21" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="22" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="24" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="25" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160753664" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8001000" HIGHDECIMAL="4160757759" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8001FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ethernet_0" IPTYPE="PERIPHERAL" MHS_INDEX="29" MODCLASS="PERIPHERAL" MODTYPE="ps7_ethernet">
      <DESCRIPTION TYPE="SHORT">PS7 Ethernet Embedded IP</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Embedded Ethernet core that implements a Tri-mode (10/100/1000 Mbps) Ethernet MAC or a 10/100 Mbps Ethernet MAC to support MII/GMII/SGMII/RGMII/1000Base-X PHY types</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE000B000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE000BFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_ENET_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="25000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_ENET_SLCR_1000Mbps_DIV0" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="C_ENET_SLCR_1000Mbps_DIV1" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="5" NAME="C_ENET_SLCR_100Mbps_DIV0" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="C_ENET_SLCR_100Mbps_DIV1" TYPE="INTEGER" VALUE="5"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="7" NAME="C_ENET_SLCR_10Mbps_DIV0" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="8" NAME="C_ENET_SLCR_10Mbps_DIV1" TYPE="INTEGER" VALUE="50"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="9" NAME="C_HAS_MDIO" TYPE="STRING" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="10" NAME="C_ETH_MODE" TYPE="STRING" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="11" NAME="C_ENET_RESET" VALUE="-1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3758141440" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000B000" HIGHDECIMAL="3758145535" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000BFFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_usb_0" IPTYPE="PERIPHERAL" MHS_INDEX="30" MODCLASS="PERIPHERAL" MODTYPE="ps7_usb">
      <DESCRIPTION TYPE="SHORT">PS7 USB2 Device</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PS7 USB 2.0 Device Controller</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0002000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0002FFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_USB_RESET" VALUE="-1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWID" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="2" MSB="3" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWID" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="4" MSB="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="5" MSB="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="6" MSB="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWLOCK" DIR="I" MPD_INDEX="7" NAME="S_AXI_AWLOCK" SIGNAME="ps7_axi_interconnect_0_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="8" MSB="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="9" MSB="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="10" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="11" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="13" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WLAST" DIR="I" MPD_INDEX="14" NAME="S_AXI_WLAST" SIGNAME="ps7_axi_interconnect_0_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="15" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="16" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BID" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="17" MSB="3" NAME="S_AXI_BID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BID" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="19" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="20" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARID" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="21" MSB="3" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARID" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="22" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="23" MSB="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="24" MSB="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="26" MSB="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARLOCK" DIR="I" MPD_INDEX="27" NAME="S_AXI_ARLOCK" SIGNAME="ps7_axi_interconnect_0_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="28" MSB="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="29" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="30" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RID" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="31" MSB="3" NAME="S_AXI_RID" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RID" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="32" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="33" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RLAST" DIR="O" MPD_INDEX="34" NAME="S_AXI_RLAST" SIGNAME="ps7_axi_interconnect_0_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="35" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="36" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="37" NAME="M_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="38" NAME="M_AXI_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="39" NAME="M_AXI_AWID" SIGNAME="__NOC__" VECFORMULA="[1-1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="40" MSB="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[32-1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="41" MSB="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="42" MSB="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="43" MSB="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="44" MSB="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="45" MSB="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="46" NAME="M_AXI_AWLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="47" NAME="M_AXI_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="48" NAME="M_AXI_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="49" MSB="31" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[32-1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="50" MSB="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(32/8)-1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="51" NAME="M_AXI_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="52" NAME="M_AXI_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="53" NAME="M_AXI_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="54" NAME="M_AXI_BID" SIGNAME="__NOC__" VECFORMULA="[1-1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="55" MSB="1" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="56" NAME="M_AXI_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="57" NAME="M_AXI_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="58" NAME="M_AXI_ARID" SIGNAME="__NOC__" VECFORMULA="[1-1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="59" MSB="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[32-1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="60" MSB="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="61" MSB="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="62" MSB="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="63" MSB="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="64" MSB="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="65" NAME="M_AXI_ARLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="66" NAME="M_AXI_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="67" NAME="M_AXI_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="68" NAME="M_AXI_RID" SIGNAME="__NOC__" VECFORMULA="[1-1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="69" MSB="31" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[32-1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="70" MSB="1" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="71" NAME="M_AXI_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="72" NAME="M_AXI_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="73" NAME="M_AXI_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="74" NAME="usb_irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="usb_0" MPD_INDEX="75" NAME="ULPI_Clock" SIGIS="CLK" SIGNAME="__NOC__">
          <DESCRIPTION>Ulpi input clock</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="76" NAME="ULPI_Reset" SIGNAME="__NOC__">
          <DESCRIPTION>Ulpi reset</DESCRIPTION>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="usb_0" LEFT="7" LSB="0" MPD_INDEX="77" MSB="7" NAME="ULPI_Data_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]">
          <DESCRIPTION>Ulpi input data</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="usb_0" LEFT="7" LSB="0" MPD_INDEX="78" MSB="7" NAME="ULPI_Data_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]">
          <DESCRIPTION>Ulpi output data</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="79" NAME="ULPI_Data_T" SIGNAME="__NOC__">
          <DESCRIPTION>Ulpi data toggle</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="80" NAME="ULPI_Stop" SIGNAME="__NOC__">
          <DESCRIPTION>Ulpi stop</DESCRIPTION>
        </PORT>
        <PORT DIR="I" IOS="usb_0" MPD_INDEX="81" NAME="ULPI_Next" SIGNAME="__NOC__">
          <DESCRIPTION>Ulpi next</DESCRIPTION>
        </PORT>
        <PORT DIR="I" IOS="usb_0" MPD_INDEX="82" NAME="ULPI_Dir" SIGNAME="__NOC__">
          <DESCRIPTION>Ulpi direction</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="83" NAME="vbus_detect" SIGNAME="__NOC__">
          <DESCRIPTION>vbus detect</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="84" NAME="show_currentspeed" SIGNAME="__NOC__">
          <DESCRIPTION>show current speed</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="85" NAME="running" SIGNAME="__NOC__">
          <DESCRIPTION>running</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="86" NAME="suspended" SIGNAME="__NOC__">
          <DESCRIPTION>suspended</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="87" NAME="disconnected" SIGNAME="__NOC__">
          <DESCRIPTION>disconnected</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="88" NAME="configured" SIGNAME="__NOC__">
          <DESCRIPTION>test mode 2</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="89" NAME="spare1" SIGNAME="__NOC__">
          <DESCRIPTION>test mode 0</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="usb_0" MPD_INDEX="90" NAME="spare2" SIGNAME="__NOC__">
          <DESCRIPTION>test mode 1</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="usb_0" IS_THREE_STATE="TRUE" LEFT="7" LSB="0" MPD_INDEX="91" MSB="7" NAME="ULPI_Data" RIGHT="0" SIGNAME="__NOC__" TRI_I="ULPI_Data_I" TRI_O="ULPI_Data_O" TRI_T="ULPI_Data_T" VECFORMULA="[7:0]">
          <DESCRIPTION>Ulpi bi-directional data</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="M_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="usb_0" TYPE="XIL_AXI_USB2DEVICE_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ULPI_Clock"/>
            <PORTMAP DIR="O" PHYSICAL="ULPI_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="ULPI_Data_I"/>
            <PORTMAP DIR="O" PHYSICAL="ULPI_Data_O"/>
            <PORTMAP DIR="O" PHYSICAL="ULPI_Data_T"/>
            <PORTMAP DIR="O" PHYSICAL="ULPI_Stop"/>
            <PORTMAP DIR="I" PHYSICAL="ULPI_Next"/>
            <PORTMAP DIR="I" PHYSICAL="ULPI_Dir"/>
            <PORTMAP DIR="O" PHYSICAL="vbus_detect"/>
            <PORTMAP DIR="O" PHYSICAL="show_currentspeed"/>
            <PORTMAP DIR="O" PHYSICAL="running"/>
            <PORTMAP DIR="O" PHYSICAL="suspended"/>
            <PORTMAP DIR="O" PHYSICAL="disconnected"/>
            <PORTMAP DIR="O" PHYSICAL="configured"/>
            <PORTMAP DIR="O" PHYSICAL="spare1"/>
            <PORTMAP DIR="O" PHYSICAL="spare2"/>
            <PORTMAP DIR="IO" PHYSICAL="ULPI_Data"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3758104576" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0002000" HIGHDECIMAL="3758108671" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0002FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_qspi_0" IPTYPE="PERIPHERAL" MHS_INDEX="31" MODCLASS="PERIPHERAL" MODTYPE="ps7_qspi">
      <DESCRIPTION TYPE="SHORT">PS7 Quad SPI Interface</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Connects AXI-Lite to the SPI slaves supporting Standard/Dual/Quad interfaces</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE000D000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE000DFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_QSPI_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="200000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_QSPI_MODE" TYPE="STRING" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="C_FB_CLK" TYPE="STRING" VALUE="1"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ps7_qspi_0" IS_VALID="FALSE" MPD_INDEX="19" NAME="SCK_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" IS_VALID="FALSE" MPD_INDEX="20" NAME="SCK_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" IS_VALID="FALSE" MPD_INDEX="21" NAME="SCK_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ps7_qspi_0" MPD_INDEX="22" NAME="SS_I" SIGNAME="__NOC__" VECFORMULA="[(1-1):0]"/>
        <PORT DIR="O" IOS="ps7_qspi_0" MPD_INDEX="23" NAME="SS_O" SIGNAME="__NOC__" VECFORMULA="[(1-1):0]"/>
        <PORT DIR="O" IOS="ps7_qspi_0" MPD_INDEX="24" NAME="SS_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ps7_qspi_0" MPD_INDEX="25" NAME="SPISEL" SIGNAME="__NOC__">
          <DESCRIPTION>Local QSPI Slave Select Active LOW Input</DESCRIPTION>
        </PORT>
        <PORT DIR="I" IOS="ps7_qspi_0" MPD_INDEX="26" NAME="IO0_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" MPD_INDEX="27" NAME="IO0_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" MPD_INDEX="28" NAME="IO0_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ps7_qspi_0" MPD_INDEX="29" NAME="IO1_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" MPD_INDEX="30" NAME="IO1_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" MPD_INDEX="31" NAME="IO1_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ps7_qspi_0" IS_VALID="FALSE" MPD_INDEX="32" NAME="IO2_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" IS_VALID="FALSE" MPD_INDEX="33" NAME="IO2_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" IS_VALID="FALSE" MPD_INDEX="34" NAME="IO2_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ps7_qspi_0" IS_VALID="FALSE" MPD_INDEX="35" NAME="IO3_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" IS_VALID="FALSE" MPD_INDEX="36" NAME="IO3_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ps7_qspi_0" IS_VALID="FALSE" MPD_INDEX="37" NAME="IO3_T" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="ps7_qspi_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="38" NAME="SCK" SIGNAME="__NOC__" TRI_I="SCK_I" TRI_O="SCK_O" TRI_T="SCK_T">
          <DESCRIPTION>QSPI Bus Clock</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" IOS="ps7_qspi_0" IS_THREE_STATE="TRUE" MPD_INDEX="39" NAME="SS" SIGNAME="__NOC__" TRI_I="SS_I" TRI_O="SS_O" TRI_T="SS_T" VECFORMULA="[(1-1):0]">
          <DESCRIPTION>Slave Select Vector</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" IOS="ps7_qspi_0" IS_THREE_STATE="TRUE" MPD_INDEX="40" NAME="IO0" SIGNAME="__NOC__" TRI_I="IO0_I" TRI_O="IO0_O" TRI_T="IO0_T">
          <DESCRIPTION>Similar to Master Out Slave In</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" IOS="ps7_qspi_0" IS_THREE_STATE="TRUE" MPD_INDEX="41" NAME="IO1" SIGNAME="__NOC__" TRI_I="IO1_I" TRI_O="IO1_O" TRI_T="IO1_T">
          <DESCRIPTION>Similar to Master In Slave Out</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" IOS="ps7_qspi_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="42" NAME="IO2" SIGNAME="__NOC__" TRI_I="IO2_I" TRI_O="IO2_O" TRI_T="IO2_T">
          <DESCRIPTION>3rd Data line in QUAD mode</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" IOS="ps7_qspi_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="43" NAME="IO3" SIGNAME="__NOC__" TRI_I="IO3_I" TRI_O="IO3_O" TRI_T="IO3_T">
          <DESCRIPTION>4th Data line in QUAD mode</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="ps7_qspi_0" TYPE="XIL_QSPI_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SCK_I"/>
            <PORTMAP DIR="O" PHYSICAL="SCK_O"/>
            <PORTMAP DIR="O" PHYSICAL="SCK_T"/>
            <PORTMAP DIR="I" PHYSICAL="SS_I"/>
            <PORTMAP DIR="O" PHYSICAL="SS_O"/>
            <PORTMAP DIR="O" PHYSICAL="SS_T"/>
            <PORTMAP DIR="I" PHYSICAL="SPISEL"/>
            <PORTMAP DIR="I" PHYSICAL="IO0_I"/>
            <PORTMAP DIR="O" PHYSICAL="IO0_O"/>
            <PORTMAP DIR="O" PHYSICAL="IO0_T"/>
            <PORTMAP DIR="I" PHYSICAL="IO1_I"/>
            <PORTMAP DIR="O" PHYSICAL="IO1_O"/>
            <PORTMAP DIR="O" PHYSICAL="IO1_T"/>
            <PORTMAP DIR="I" PHYSICAL="IO2_I"/>
            <PORTMAP DIR="O" PHYSICAL="IO2_O"/>
            <PORTMAP DIR="O" PHYSICAL="IO2_T"/>
            <PORTMAP DIR="I" PHYSICAL="IO3_I"/>
            <PORTMAP DIR="O" PHYSICAL="IO3_O"/>
            <PORTMAP DIR="O" PHYSICAL="IO3_T"/>
            <PORTMAP DIR="IO" PHYSICAL="SCK"/>
            <PORTMAP DIR="IO" PHYSICAL="SS"/>
            <PORTMAP DIR="IO" PHYSICAL="IO0"/>
            <PORTMAP DIR="IO" PHYSICAL="IO1"/>
            <PORTMAP DIR="IO" PHYSICAL="IO2"/>
            <PORTMAP DIR="IO" PHYSICAL="IO3"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3758149632" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000D000" HIGHDECIMAL="3758153727" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000DFFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_qspi_linear_0" IPTYPE="PERIPHERAL" MHS_INDEX="32" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_qspi_linear">
      <DESCRIPTION TYPE="SHORT">PS7 QSPI LINEAR</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">QSPI LINEAR interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFC000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFCFFFFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_QSPI_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="15000000"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4227858432" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFC000000" HIGHDECIMAL="4244635647" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFCFFFFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="16777216" SIZEABRV="16M">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_wdt_0" IPTYPE="PERIPHERAL" MHS_INDEX="33" MODCLASS="PERIPHERAL" MODTYPE="ps7_wdt">
      <DESCRIPTION TYPE="SHORT">PS7 Watchdog Timer</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PS7 Watchdog Timer with AXI interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8005000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8005FFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_WDT_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="111111115"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" MPD_INDEX="0" NAME="WDT_Reset" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="Timebase_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="2" NAME="WDT_Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="3" NAME="Freeze" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="4" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="5" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="9" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="11" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="12" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="14" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="15" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160770048" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8005000" HIGHDECIMAL="4160774143" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8005FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ddr_0" IPTYPE="PERIPHERAL" MHS_INDEX="34" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ddr">
      <DESCRIPTION TYPE="SHORT">PS7 Memory Controller(DDR2/DDR3)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">7-Series memory controller</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00100000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_S_AXI_HP0_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_S_AXI_HP0_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="C_S_AXI_HP1_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="5" NAME="C_S_AXI_HP1_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="C_S_AXI_HP2_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="7" NAME="C_S_AXI_HP2_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="8" NAME="C_S_AXI_HP3_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="9" NAME="C_S_AXI_HP3_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x3FFFFFFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="1" NAME="clk_ref" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="2" NAME="mem_refclk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="3" NAME="freq_refclk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="4" NAME="pll_lock" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="5" NAME="sync_pulse" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_aresetn" DIR="I" MPD_INDEX="6" NAME="aresetn" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="7" NAME="iodelay_ctrl_rdy_i" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="8" NAME="iodelay_ctrl_rdy_o" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="9" NAME="init_calib_complete" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" LEFT="13" LSB="0" MPD_INDEX="10" MSB="13" NAME="ddr_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[13:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="ddr_ba" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3-1:0]"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="12" NAME="ddr_cas_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="13" NAME="ddr_ck_p" SIGIS="CLK" SIGNAME="__NOC__" VECFORMULA="[1-1:0]"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="14" NAME="ddr_ck_n" SIGIS="CLK" SIGNAME="__NOC__" VECFORMULA="[1-1:0]"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="15" NAME="ddr_cke" SIGNAME="__NOC__" VECFORMULA="[1-1:0]"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="16" NAME="ddr_cs_n" SIGNAME="__NOC__" VECFORMULA="[1*1-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" LEFT="3" LSB="0" MPD_INDEX="17" MSB="3" NAME="ddr_dm" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[4-1:0]"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="18" NAME="ddr_odt" SIGNAME="__NOC__" VECFORMULA="[1*1-1:0]"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="19" NAME="ddr_ras_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="20" NAME="ddr_reset_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="21" NAME="ddr_parity" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="22" NAME="ddr_we_n" SIGNAME="__NOC__"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" LEFT="30" LSB="0" MPD_INDEX="23" MSB="30" NAME="ddr_dq" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31-1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" LEFT="3" LSB="0" MPD_INDEX="24" MSB="3" NAME="ddr_dqs_p" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[4-1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" LEFT="3" LSB="0" MPD_INDEX="25" MSB="3" NAME="ddr_dqs_n" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[4-1:0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awid" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="26" MSB="3" NAME="s_axi_awid" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_awid" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awaddr" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="27" MSB="31" NAME="s_axi_awaddr" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_awaddr" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awlen" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="28" MSB="7" NAME="s_axi_awlen" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_awlen" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awsize" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="29" MSB="2" NAME="s_axi_awsize" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_awsize" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awburst" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="30" MSB="1" NAME="s_axi_awburst" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_awburst" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awlock" DIR="I" MPD_INDEX="31" NAME="s_axi_awlock" SIGNAME="ps7_axi_interconnect_0_M_awlock" VECFORMULA="[0:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awcache" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="32" MSB="3" NAME="s_axi_awcache" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_awcache" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awprot" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="33" MSB="2" NAME="s_axi_awprot" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_awprot" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awqos" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="34" MSB="3" NAME="s_axi_awqos" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_awqos" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awvalid" DIR="I" MPD_INDEX="35" NAME="s_axi_awvalid" SIGNAME="ps7_axi_interconnect_0_M_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_awready" DIR="O" MPD_INDEX="36" NAME="s_axi_awready" SIGNAME="ps7_axi_interconnect_0_M_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_wdata" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="37" MSB="31" NAME="s_axi_wdata" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_wdata" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_wstrb" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="38" MSB="3" NAME="s_axi_wstrb" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_wstrb" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_wlast" DIR="I" MPD_INDEX="39" NAME="s_axi_wlast" SIGNAME="ps7_axi_interconnect_0_M_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_wvalid" DIR="I" MPD_INDEX="40" NAME="s_axi_wvalid" SIGNAME="ps7_axi_interconnect_0_M_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_wready" DIR="O" MPD_INDEX="41" NAME="s_axi_wready" SIGNAME="ps7_axi_interconnect_0_M_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_bid" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="42" MSB="3" NAME="s_axi_bid" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_bid" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_bresp" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="43" MSB="1" NAME="s_axi_bresp" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_bresp" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_bvalid" DIR="O" MPD_INDEX="44" NAME="s_axi_bvalid" SIGNAME="ps7_axi_interconnect_0_M_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_bready" DIR="I" MPD_INDEX="45" NAME="s_axi_bready" SIGNAME="ps7_axi_interconnect_0_M_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arid" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="46" MSB="3" NAME="s_axi_arid" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_arid" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_araddr" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="47" MSB="31" NAME="s_axi_araddr" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_araddr" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arlen" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="48" MSB="7" NAME="s_axi_arlen" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_arlen" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arsize" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="49" MSB="2" NAME="s_axi_arsize" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_arsize" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arburst" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="50" MSB="1" NAME="s_axi_arburst" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_arburst" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arlock" DIR="I" MPD_INDEX="51" NAME="s_axi_arlock" SIGNAME="ps7_axi_interconnect_0_M_arlock" VECFORMULA="[0:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arcache" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="52" MSB="3" NAME="s_axi_arcache" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_arcache" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arprot" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="53" MSB="2" NAME="s_axi_arprot" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_arprot" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arqos" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="54" MSB="3" NAME="s_axi_arqos" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_arqos" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arvalid" DIR="I" MPD_INDEX="55" NAME="s_axi_arvalid" SIGNAME="ps7_axi_interconnect_0_M_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_arready" DIR="O" MPD_INDEX="56" NAME="s_axi_arready" SIGNAME="ps7_axi_interconnect_0_M_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_rid" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="57" MSB="3" NAME="s_axi_rid" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_rid" VECFORMULA="[(4-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_rdata" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="58" MSB="31" NAME="s_axi_rdata" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_rdata" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_rresp" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="59" MSB="1" NAME="s_axi_rresp" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_rresp" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_rlast" DIR="O" MPD_INDEX="60" NAME="s_axi_rlast" SIGNAME="ps7_axi_interconnect_0_M_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_rvalid" DIR="O" MPD_INDEX="61" NAME="s_axi_rvalid" SIGNAME="ps7_axi_interconnect_0_M_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_rready" DIR="I" MPD_INDEX="62" NAME="s_axi_rready" SIGNAME="ps7_axi_interconnect_0_M_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="clk"/>
            <PORTMAP DIR="I" PHYSICAL="aresetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awqos"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_awready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wlast"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_wready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_araddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlen"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arsize"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arburst"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arlock"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arcache"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arprot"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arqos"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_arready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rlast"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="1" NAME="S_AXI_HP0" TYPE="SLAVE"/>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="2" NAME="S_AXI_HP1" TYPE="SLAVE"/>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="3" NAME="S_AXI_HP2" TYPE="SLAVE"/>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="4" NAME="S_AXI_HP3" TYPE="SLAVE"/>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="memory_0" TYPE="hide_122_XIL_MEMORY_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="ddr_addr"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_ba"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_cas_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_ck_p"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_ck_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_cke"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_dm"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_odt"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_ras_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_reset_n"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_parity"/>
            <PORTMAP DIR="O" PHYSICAL="ddr_we_n"/>
            <PORTMAP DIR="IO" PHYSICAL="ddr_dq"/>
            <PORTMAP DIR="IO" PHYSICAL="ddr_dqs_p"/>
            <PORTMAP DIR="IO" PHYSICAL="ddr_dqs_n"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1048576" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="1072693248" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_HP0_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HP0_HIGHADDR" HIGHVALUE="0x3FFFFFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_HP1_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HP1_HIGHADDR" HIGHVALUE="0x3FFFFFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_HP2_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HP2_HIGHADDR" HIGHVALUE="0x3FFFFFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP2"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_HP3_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HP3_HIGHADDR" HIGHVALUE="0x3FFFFFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP3"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_gpio_0" IPTYPE="PERIPHERAL" MHS_INDEX="35" MODCLASS="PERIPHERAL" MODTYPE="ps7_gpio">
      <DESCRIPTION TYPE="SHORT">PS7 General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the PS7.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE000A000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE000AFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_MIO_GPIO_MASK" TYPE="STD_LOGIC_VECTOR" VALUE="0xfe81"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_EMIO_GPIO_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="gpio_0" LEFT="63" LSB="0" MPD_INDEX="19" MSB="63" NAME="GPIO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[63:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="63" LSB="0" MPD_INDEX="20" MSB="63" NAME="GPIO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[63:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="gpio_0" LEFT="63" LSB="0" MPD_INDEX="21" MSB="63" NAME="GPIO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[63:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="gpio_0" IS_THREE_STATE="TRUE" LEFT="63" LSB="0" MPD_INDEX="22" MSB="63" NAME="GPIO_IO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[63:0]">
          <DESCRIPTION>GPIO Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_AXI_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="GPIO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3758137344" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000A000" HIGHDECIMAL="3758141439" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000AFFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="5.02.a" INSTANCE="ps7_cortexa9_0" IPTYPE="PROCESSOR" MHS_INDEX="36" MODCLASS="PROCESSOR" MODTYPE="ps7_cortexa9">
      <DESCRIPTION TYPE="SHORT">Processing System</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">ZYNQ Processing System</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_CPU_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="666666687"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_CPU_1X_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="111111115"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="C_CPU_REF_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="33333333"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="1" NAME="MB_RESET" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="2" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="Ext_BRK" DIR="I" MPD_INDEX="3" NAME="EXT_BRK" SIGNAME="Ext_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Ext_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="Ext_NM_BRK" DIR="I" MPD_INDEX="4" NAME="EXT_NM_BRK" SIGNAME="Ext_NM_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Ext_NM_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="5" NAME="DBG_STOP" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="6" NAME="MB_Halted" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="7" NAME="MB_Error" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWID" DIR="O" MPD_INDEX="8" NAME="M_AXI_DP_AWID" SIGNAME="ps7_axi_interconnect_0_S_AWID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="9" MSB="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="10" MSB="7" NAME="M_AXI_DP_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="M_AXI_DP_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="12" MSB="1" NAME="M_AXI_DP_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWLOCK" DIR="O" MPD_INDEX="13" NAME="M_AXI_DP_AWLOCK" SIGNAME="ps7_axi_interconnect_0_S_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="14" MSB="3" NAME="M_AXI_DP_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="15" MSB="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="16" MSB="3" NAME="M_AXI_DP_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWVALID" DIR="O" MPD_INDEX="17" NAME="M_AXI_DP_AWVALID" SIGNAME="ps7_axi_interconnect_0_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWREADY" DIR="I" MPD_INDEX="18" NAME="M_AXI_DP_AWREADY" SIGNAME="ps7_axi_interconnect_0_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="20" MSB="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WLAST" DIR="O" MPD_INDEX="21" NAME="M_AXI_DP_WLAST" SIGNAME="ps7_axi_interconnect_0_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WVALID" DIR="O" MPD_INDEX="22" NAME="M_AXI_DP_WVALID" SIGNAME="ps7_axi_interconnect_0_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WREADY" DIR="I" MPD_INDEX="23" NAME="M_AXI_DP_WREADY" SIGNAME="ps7_axi_interconnect_0_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_BID" DIR="I" MPD_INDEX="24" NAME="M_AXI_DP_BID" SIGNAME="ps7_axi_interconnect_0_S_BID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_BVALID" DIR="I" MPD_INDEX="26" NAME="M_AXI_DP_BVALID" SIGNAME="ps7_axi_interconnect_0_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_BREADY" DIR="O" MPD_INDEX="27" NAME="M_AXI_DP_BREADY" SIGNAME="ps7_axi_interconnect_0_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARID" DIR="O" MPD_INDEX="28" NAME="M_AXI_DP_ARID" SIGNAME="ps7_axi_interconnect_0_S_ARID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="29" MSB="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="30" MSB="7" NAME="M_AXI_DP_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="31" MSB="2" NAME="M_AXI_DP_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="32" MSB="1" NAME="M_AXI_DP_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARLOCK" DIR="O" MPD_INDEX="33" NAME="M_AXI_DP_ARLOCK" SIGNAME="ps7_axi_interconnect_0_S_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="34" MSB="3" NAME="M_AXI_DP_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="35" MSB="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="M_AXI_DP_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARVALID" DIR="O" MPD_INDEX="37" NAME="M_AXI_DP_ARVALID" SIGNAME="ps7_axi_interconnect_0_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARREADY" DIR="I" MPD_INDEX="38" NAME="M_AXI_DP_ARREADY" SIGNAME="ps7_axi_interconnect_0_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RID" DIR="I" MPD_INDEX="39" NAME="M_AXI_DP_RID" SIGNAME="ps7_axi_interconnect_0_S_RID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="40" MSB="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="41" MSB="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RLAST" DIR="I" MPD_INDEX="42" NAME="M_AXI_DP_RLAST" SIGNAME="ps7_axi_interconnect_0_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RVALID" DIR="I" MPD_INDEX="43" NAME="M_AXI_DP_RVALID" SIGNAME="ps7_axi_interconnect_0_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RREADY" DIR="O" MPD_INDEX="44" NAME="M_AXI_DP_RREADY" SIGNAME="ps7_axi_interconnect_0_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="M_AXI_DP" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3758100480" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0001000" HIGHDECIMAL="3758104575" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0001FFF" INSTANCE="ps7_uart_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758112768" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0004000" HIGHDECIMAL="3758116863" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0004FFF" INSTANCE="ps7_i2c_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160782336" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8008000" HIGHDECIMAL="4160786431" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8008FFF" INSTANCE="ps7_afi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160786432" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8009000" HIGHDECIMAL="4160790527" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8009FFF" INSTANCE="ps7_afi_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160790528" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800A000" HIGHDECIMAL="4160794623" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800AFFF" INSTANCE="ps7_afi_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160794624" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800B000" HIGHDECIMAL="4160798719" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800BFFF" INSTANCE="ps7_afi_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758129152" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0008000" HIGHDECIMAL="3758133247" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0008FFF" INSTANCE="ps7_can_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3759144960" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0100000" HIGHDECIMAL="3759149055" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0100FFF" INSTANCE="ps7_sd_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160753664" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8001000" HIGHDECIMAL="4160757759" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8001FFF" INSTANCE="ps7_ttc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758141440" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000B000" HIGHDECIMAL="3758145535" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000BFFF" INSTANCE="ps7_ethernet_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758104576" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0002000" HIGHDECIMAL="3758108671" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0002FFF" INSTANCE="ps7_usb_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758149632" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000D000" HIGHDECIMAL="3758153727" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000DFFF" INSTANCE="ps7_qspi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4227858432" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFC000000" HIGHDECIMAL="4244635647" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFCFFFFFF" INSTANCE="ps7_qspi_linear_0" IS_DATA="FALSE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="16777216" SIZEABRV="16M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160770048" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8005000" HIGHDECIMAL="4160774143" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8005FFF" INSTANCE="ps7_wdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1048576" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="1072693248" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758137344" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000A000" HIGHDECIMAL="3758141439" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000AFFF" INSTANCE="ps7_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160774144" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8006000" HIGHDECIMAL="4160778239" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8006FFF" INSTANCE="ps7_ddrc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160778240" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007000" HIGHDECIMAL="4160778495" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF80070FF" INSTANCE="ps7_dev_cfg_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160778496" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007100" HIGHDECIMAL="4160778528" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8007120" INSTANCE="ps7_xadc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="33" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4169138176" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8800000" HIGHDECIMAL="4170186751" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF88FFFFF" INSTANCE="ps7_coresight_comp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="1048576" SIZEABRV="1M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160798720" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800C000" HIGHDECIMAL="4160802815" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800CFFF" INSTANCE="ps7_ocmc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4170186752" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8900000" HIGHDECIMAL="4171235327" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF89FFFFF" INSTANCE="ps7_gpv_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="1048576" SIZEABRV="1M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176478208" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00000" HIGHDECIMAL="4176478460" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F000FC" INSTANCE="ps7_scuc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="253" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176482304" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHDECIMAL="4176486399" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_intc_dist_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176478720" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00200" HIGHDECIMAL="4176478975" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F002FF" INSTANCE="ps7_globaltimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176486400" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHDECIMAL="4176490495" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_l2cachec_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160761856" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8003000" HIGHDECIMAL="4160765951" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8003FFF" INSTANCE="ps7_dma_s" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3760193536" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0200000" HIGHDECIMAL="3760197631" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0200FFF" INSTANCE="ps7_iop_bus_config_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="196607" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="ps7_ram_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="196608" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294901760" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFFFF0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFDFF" INSTANCE="ps7_ram_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="65024" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176478464" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00100" HIGHDECIMAL="4176478719" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F001FF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176479744" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00600" HIGHDECIMAL="4176479775" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F0061F" INSTANCE="ps7_scutimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="32" SIZEABRV="32">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176479776" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00620" HIGHDECIMAL="4176479999" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F006FF" INSTANCE="ps7_scuwdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="224" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160749568" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8000000" HIGHDECIMAL="4160753663" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8000FFF" INSTANCE="ps7_slcr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160765952" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8004000" HIGHDECIMAL="4160770047" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8004FFF" INSTANCE="ps7_dma_ns" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1092878336" BASENAME="C_BASEADDR" BASEVALUE="0x41240000" HIGHDECIMAL="1092943871" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4124ffff" INSTANCE="leds_6bit" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi4lite_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1092616192" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHDECIMAL="1092681727" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120ffff" INSTANCE="powerlink_led" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi4lite_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1093009408" BASENAME="C_BASEADDR" BASEVALUE="0x41260000" HIGHDECIMAL="1093074943" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4126ffff" INSTANCE="host_benchmark_pio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi4lite_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1092747264" BASENAME="C_BASEADDR" BASEVALUE="0x41220000" HIGHDECIMAL="1092812799" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4122ffff" INSTANCE="node_switches" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi4lite_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_uart_1"/>
        <PERIPHERAL INSTANCE="ps7_i2c_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_1"/>
        <PERIPHERAL INSTANCE="ps7_afi_2"/>
        <PERIPHERAL INSTANCE="ps7_afi_3"/>
        <PERIPHERAL INSTANCE="ps7_can_0"/>
        <PERIPHERAL INSTANCE="ps7_sd_0"/>
        <PERIPHERAL INSTANCE="ps7_ttc_0"/>
        <PERIPHERAL INSTANCE="ps7_ethernet_0"/>
        <PERIPHERAL INSTANCE="ps7_usb_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_linear_0"/>
        <PERIPHERAL INSTANCE="ps7_wdt_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_gpio_0"/>
        <PERIPHERAL INSTANCE="ps7_ddrc_0"/>
        <PERIPHERAL INSTANCE="ps7_dev_cfg_0"/>
        <PERIPHERAL INSTANCE="ps7_xadc_0"/>
        <PERIPHERAL INSTANCE="ps7_coresight_comp_0"/>
        <PERIPHERAL INSTANCE="ps7_ocmc_0"/>
        <PERIPHERAL INSTANCE="ps7_gpv_0"/>
        <PERIPHERAL INSTANCE="ps7_scuc_0"/>
        <PERIPHERAL INSTANCE="ps7_intc_dist_0"/>
        <PERIPHERAL INSTANCE="ps7_globaltimer_0"/>
        <PERIPHERAL INSTANCE="ps7_l2cachec_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_s"/>
        <PERIPHERAL INSTANCE="ps7_iop_bus_config_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_1"/>
        <PERIPHERAL INSTANCE="ps7_scugic_0"/>
        <PERIPHERAL INSTANCE="ps7_scutimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scuwdt_0"/>
        <PERIPHERAL INSTANCE="ps7_slcr_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_ns"/>
        <PERIPHERAL INSTANCE="leds_6bit"/>
        <PERIPHERAL INSTANCE="powerlink_led"/>
        <PERIPHERAL INSTANCE="host_benchmark_pio"/>
        <PERIPHERAL INSTANCE="node_switches"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE HWVERSION="5.02.a" INSTANCE="ps7_cortexa9_1" IPTYPE="PROCESSOR" MHS_INDEX="37" MODCLASS="PROCESSOR" MODTYPE="ps7_cortexa9">
      <DESCRIPTION TYPE="SHORT">Processing System</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">ZYNQ Processing System</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_CPU_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="666666687"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_CPU_1X_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="111111115"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="C_CPU_REF_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="33333333"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="1" NAME="MB_RESET" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="2" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="Ext_BRK" DIR="I" MPD_INDEX="3" NAME="EXT_BRK" SIGNAME="Ext_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Ext_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="Ext_NM_BRK" DIR="I" MPD_INDEX="4" NAME="EXT_NM_BRK" SIGNAME="Ext_NM_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_module" PORT="Ext_NM_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="5" NAME="DBG_STOP" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="6" NAME="MB_Halted" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="7" NAME="MB_Error" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWID" DIR="O" MPD_INDEX="8" NAME="M_AXI_DP_AWID" SIGNAME="ps7_axi_interconnect_0_S_AWID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="9" MSB="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="10" MSB="7" NAME="M_AXI_DP_AWLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="11" MSB="2" NAME="M_AXI_DP_AWSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="12" MSB="1" NAME="M_AXI_DP_AWBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWLOCK" DIR="O" MPD_INDEX="13" NAME="M_AXI_DP_AWLOCK" SIGNAME="ps7_axi_interconnect_0_S_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="14" MSB="3" NAME="M_AXI_DP_AWCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="15" MSB="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="16" MSB="3" NAME="M_AXI_DP_AWQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWVALID" DIR="O" MPD_INDEX="17" NAME="M_AXI_DP_AWVALID" SIGNAME="ps7_axi_interconnect_0_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_AWREADY" DIR="I" MPD_INDEX="18" NAME="M_AXI_DP_AWREADY" SIGNAME="ps7_axi_interconnect_0_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="20" MSB="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WLAST" DIR="O" MPD_INDEX="21" NAME="M_AXI_DP_WLAST" SIGNAME="ps7_axi_interconnect_0_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WVALID" DIR="O" MPD_INDEX="22" NAME="M_AXI_DP_WVALID" SIGNAME="ps7_axi_interconnect_0_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_WREADY" DIR="I" MPD_INDEX="23" NAME="M_AXI_DP_WREADY" SIGNAME="ps7_axi_interconnect_0_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_BID" DIR="I" MPD_INDEX="24" NAME="M_AXI_DP_BID" SIGNAME="ps7_axi_interconnect_0_S_BID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_BVALID" DIR="I" MPD_INDEX="26" NAME="M_AXI_DP_BVALID" SIGNAME="ps7_axi_interconnect_0_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_BREADY" DIR="O" MPD_INDEX="27" NAME="M_AXI_DP_BREADY" SIGNAME="ps7_axi_interconnect_0_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARID" DIR="O" MPD_INDEX="28" NAME="M_AXI_DP_ARID" SIGNAME="ps7_axi_interconnect_0_S_ARID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="29" MSB="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="30" MSB="7" NAME="M_AXI_DP_ARLEN" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="31" MSB="2" NAME="M_AXI_DP_ARSIZE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="32" MSB="1" NAME="M_AXI_DP_ARBURST" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARLOCK" DIR="O" MPD_INDEX="33" NAME="M_AXI_DP_ARLOCK" SIGNAME="ps7_axi_interconnect_0_S_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="34" MSB="3" NAME="M_AXI_DP_ARCACHE" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="35" MSB="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="36" MSB="3" NAME="M_AXI_DP_ARQOS" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARVALID" DIR="O" MPD_INDEX="37" NAME="M_AXI_DP_ARVALID" SIGNAME="ps7_axi_interconnect_0_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_ARREADY" DIR="I" MPD_INDEX="38" NAME="M_AXI_DP_ARREADY" SIGNAME="ps7_axi_interconnect_0_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RID" DIR="I" MPD_INDEX="39" NAME="M_AXI_DP_RID" SIGNAME="ps7_axi_interconnect_0_S_RID" VECFORMULA="[(1-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="40" MSB="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="41" MSB="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RLAST" DIR="I" MPD_INDEX="42" NAME="M_AXI_DP_RLAST" SIGNAME="ps7_axi_interconnect_0_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RVALID" DIR="I" MPD_INDEX="43" NAME="M_AXI_DP_RVALID" SIGNAME="ps7_axi_interconnect_0_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="ps7_axi_interconnect_0_S_RREADY" DIR="O" MPD_INDEX="44" NAME="M_AXI_DP_RREADY" SIGNAME="ps7_axi_interconnect_0_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="M_AXI_DP" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3758100480" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0001000" HIGHDECIMAL="3758104575" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0001FFF" INSTANCE="ps7_uart_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758112768" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0004000" HIGHDECIMAL="3758116863" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0004FFF" INSTANCE="ps7_i2c_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160782336" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8008000" HIGHDECIMAL="4160786431" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8008FFF" INSTANCE="ps7_afi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160786432" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8009000" HIGHDECIMAL="4160790527" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8009FFF" INSTANCE="ps7_afi_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160790528" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800A000" HIGHDECIMAL="4160794623" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800AFFF" INSTANCE="ps7_afi_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160794624" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800B000" HIGHDECIMAL="4160798719" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800BFFF" INSTANCE="ps7_afi_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758129152" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0008000" HIGHDECIMAL="3758133247" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0008FFF" INSTANCE="ps7_can_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3759144960" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0100000" HIGHDECIMAL="3759149055" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0100FFF" INSTANCE="ps7_sd_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160753664" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8001000" HIGHDECIMAL="4160757759" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8001FFF" INSTANCE="ps7_ttc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758141440" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000B000" HIGHDECIMAL="3758145535" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000BFFF" INSTANCE="ps7_ethernet_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758104576" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0002000" HIGHDECIMAL="3758108671" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0002FFF" INSTANCE="ps7_usb_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758149632" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000D000" HIGHDECIMAL="3758153727" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000DFFF" INSTANCE="ps7_qspi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4227858432" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFC000000" HIGHDECIMAL="4244635647" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFCFFFFFF" INSTANCE="ps7_qspi_linear_0" IS_DATA="FALSE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="16777216" SIZEABRV="16M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160770048" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8005000" HIGHDECIMAL="4160774143" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8005FFF" INSTANCE="ps7_wdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1048576" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="1072693248" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758137344" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000A000" HIGHDECIMAL="3758141439" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000AFFF" INSTANCE="ps7_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160774144" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8006000" HIGHDECIMAL="4160778239" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8006FFF" INSTANCE="ps7_ddrc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160778240" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007000" HIGHDECIMAL="4160778495" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF80070FF" INSTANCE="ps7_dev_cfg_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160778496" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007100" HIGHDECIMAL="4160778528" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8007120" INSTANCE="ps7_xadc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="33" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4169138176" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8800000" HIGHDECIMAL="4170186751" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF88FFFFF" INSTANCE="ps7_coresight_comp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="1048576" SIZEABRV="1M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160798720" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800C000" HIGHDECIMAL="4160802815" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800CFFF" INSTANCE="ps7_ocmc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4170186752" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8900000" HIGHDECIMAL="4171235327" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF89FFFFF" INSTANCE="ps7_gpv_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="1048576" SIZEABRV="1M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176478208" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00000" HIGHDECIMAL="4176478460" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F000FC" INSTANCE="ps7_scuc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="253" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176482304" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHDECIMAL="4176486399" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_intc_dist_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176478720" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00200" HIGHDECIMAL="4176478975" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F002FF" INSTANCE="ps7_globaltimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176486400" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHDECIMAL="4176490495" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_l2cachec_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160761856" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8003000" HIGHDECIMAL="4160765951" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8003FFF" INSTANCE="ps7_dma_s" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3760193536" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0200000" HIGHDECIMAL="3760197631" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0200FFF" INSTANCE="ps7_iop_bus_config_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="196607" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="ps7_ram_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="196608" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294901760" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFFFF0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFDFF" INSTANCE="ps7_ram_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="65024" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176478464" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00100" HIGHDECIMAL="4176478719" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F001FF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176479744" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00600" HIGHDECIMAL="4176479775" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F0061F" INSTANCE="ps7_scutimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="32" SIZEABRV="32">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4176479776" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00620" HIGHDECIMAL="4176479999" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F006FF" INSTANCE="ps7_scuwdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="224" SIZEABRV="U">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160749568" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8000000" HIGHDECIMAL="4160753663" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8000FFF" INSTANCE="ps7_slcr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4160765952" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8004000" HIGHDECIMAL="4160770047" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8004FFF" INSTANCE="ps7_dma_ns" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1092878336" BASENAME="C_BASEADDR" BASEVALUE="0x41240000" HIGHDECIMAL="1092943871" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4124ffff" INSTANCE="leds_6bit" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi4lite_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1092616192" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHDECIMAL="1092681727" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120ffff" INSTANCE="powerlink_led" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi4lite_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1093009408" BASENAME="C_BASEADDR" BASEVALUE="0x41260000" HIGHDECIMAL="1093074943" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4126ffff" INSTANCE="host_benchmark_pio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi4lite_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1092747264" BASENAME="C_BASEADDR" BASEVALUE="0x41220000" HIGHDECIMAL="1092812799" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4122ffff" INSTANCE="node_switches" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ps7_axi_interconnect_0"/>
            <ROUTEPNT INDEX="1" INSTANCE="axi4lite_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_uart_1"/>
        <PERIPHERAL INSTANCE="ps7_i2c_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_1"/>
        <PERIPHERAL INSTANCE="ps7_afi_2"/>
        <PERIPHERAL INSTANCE="ps7_afi_3"/>
        <PERIPHERAL INSTANCE="ps7_can_0"/>
        <PERIPHERAL INSTANCE="ps7_sd_0"/>
        <PERIPHERAL INSTANCE="ps7_ttc_0"/>
        <PERIPHERAL INSTANCE="ps7_ethernet_0"/>
        <PERIPHERAL INSTANCE="ps7_usb_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_linear_0"/>
        <PERIPHERAL INSTANCE="ps7_wdt_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_gpio_0"/>
        <PERIPHERAL INSTANCE="ps7_ddrc_0"/>
        <PERIPHERAL INSTANCE="ps7_dev_cfg_0"/>
        <PERIPHERAL INSTANCE="ps7_xadc_0"/>
        <PERIPHERAL INSTANCE="ps7_coresight_comp_0"/>
        <PERIPHERAL INSTANCE="ps7_ocmc_0"/>
        <PERIPHERAL INSTANCE="ps7_gpv_0"/>
        <PERIPHERAL INSTANCE="ps7_scuc_0"/>
        <PERIPHERAL INSTANCE="ps7_intc_dist_0"/>
        <PERIPHERAL INSTANCE="ps7_globaltimer_0"/>
        <PERIPHERAL INSTANCE="ps7_l2cachec_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_s"/>
        <PERIPHERAL INSTANCE="ps7_iop_bus_config_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_1"/>
        <PERIPHERAL INSTANCE="ps7_scugic_0"/>
        <PERIPHERAL INSTANCE="ps7_scutimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scuwdt_0"/>
        <PERIPHERAL INSTANCE="ps7_slcr_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_ns"/>
        <PERIPHERAL INSTANCE="leds_6bit"/>
        <PERIPHERAL INSTANCE="powerlink_led"/>
        <PERIPHERAL INSTANCE="host_benchmark_pio"/>
        <PERIPHERAL INSTANCE="node_switches"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ddrc_0" IPTYPE="PERIPHERAL" MHS_INDEX="38" MODCLASS="PERIPHERAL" MODTYPE="ps7_ddrc">
      <DESCRIPTION TYPE="SHORT">PS7 DDRC</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">DDRC interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8006000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8006FFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_HAS_ECC" TYPE="STRING" VALUE="0"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160774144" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8006000" HIGHDECIMAL="4160778239" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8006FFF" IS_CACHEABLE="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dev_cfg_0" IPTYPE="PERIPHERAL" MHS_INDEX="39" MODCLASS="PERIPHERAL" MODTYPE="ps7_dev_cfg">
      <DESCRIPTION TYPE="SHORT">PS7 DEV CFG</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">DEV CFG interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8007000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF80070FF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160778240" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007000" HIGHDECIMAL="4160778495" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF80070FF" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_xadc_0" IPTYPE="PERIPHERAL" MHS_INDEX="40" MODCLASS="PERIPHERAL" MODTYPE="ps7_xadc">
      <DESCRIPTION TYPE="SHORT">PS7 XADC</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">XADC interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8007100"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8007120"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160778496" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007100" HIGHDECIMAL="4160778528" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8007120" MEMTYPE="REGISTER" SIZE="33" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_coresight_comp_0" IPTYPE="PERIPHERAL" MHS_INDEX="41" MODCLASS="PERIPHERAL" MODTYPE="ps7_coresight_comp">
      <DESCRIPTION TYPE="SHORT">PS7 coresight component</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PS7 core sight component</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8800000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF88FFFFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4169138176" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8800000" HIGHDECIMAL="4170186751" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF88FFFFF" MEMTYPE="REGISTER" SIZE="1048576" SIZEABRV="1M">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ocmc_0" IPTYPE="PERIPHERAL" MHS_INDEX="42" MODCLASS="PERIPHERAL" MODTYPE="ps7_ocmc">
      <DESCRIPTION TYPE="SHORT">PS7 OCMC</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">On-chip memory (OCM) interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF800C000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF800CFFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160798720" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800C000" HIGHDECIMAL="4160802815" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800CFFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_gpv_0" IPTYPE="PERIPHERAL" MHS_INDEX="43" MODCLASS="PERIPHERAL" MODTYPE="ps7_gpv">
      <DESCRIPTION TYPE="SHORT">PS7 GPV</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Top-level interconnect configuration and Global Programmers View (GPV) interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8900000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF89FFFFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4170186752" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8900000" HIGHDECIMAL="4171235327" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF89FFFFF" MEMTYPE="REGISTER" SIZE="1048576" SIZEABRV="1M">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scuc_0" IPTYPE="PERIPHERAL" MHS_INDEX="44" MODCLASS="PERIPHERAL" MODTYPE="ps7_scuc">
      <DESCRIPTION TYPE="SHORT">PS7 SCU controler</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">SCU control and status</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F00000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F000FC"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4176478208" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00000" HIGHDECIMAL="4176478460" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F000FC" MEMTYPE="REGISTER" SIZE="253" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_intc_dist_0" IPTYPE="PERIPHERAL" MHS_INDEX="45" MODCLASS="PERIPHERAL" MODTYPE="ps7_intc_dist">
      <DESCRIPTION TYPE="SHORT">PS7 intc</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Interrupt controller distributor</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F01000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F01FFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4176482304" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHDECIMAL="4176486399" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_globaltimer_0" IPTYPE="PERIPHERAL" MHS_INDEX="46" MODCLASS="PERIPHERAL" MODTYPE="ps7_globaltimer">
      <DESCRIPTION TYPE="SHORT">PS7 global timer</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Global timer</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F00200"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F002FF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4176478720" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00200" HIGHDECIMAL="4176478975" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F002FF" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_l2cachec_0" IPTYPE="PERIPHERAL" MHS_INDEX="47" MODCLASS="PERIPHERAL" MODTYPE="ps7_l2cachec">
      <DESCRIPTION TYPE="SHORT">PS7 l2 chache</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">L2-cache controller</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F02000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F02FFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4176486400" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHDECIMAL="4176490495" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dma_s" IPTYPE="PERIPHERAL" MHS_INDEX="48" MODCLASS="PERIPHERAL" MODTYPE="ps7_dma">
      <DESCRIPTION TYPE="SHORT">PS7 DMA Engine</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI MemoryMap to/from AXI Stream Direct Memory Access Engine</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8003000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8003FFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_LITE_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="s_axi_lite_aclk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="1" NAME="s_axi_lite_awvalid" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="2" NAME="s_axi_lite_awready" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="s_axi_lite_awaddr" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[32-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="4" NAME="s_axi_lite_wvalid" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="5" NAME="s_axi_lite_wready" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[32-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="7" MSB="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="8" NAME="s_axi_lite_bvalid" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="9" NAME="s_axi_lite_bready" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="10" NAME="s_axi_lite_arvalid" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="11" NAME="s_axi_lite_arready" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="s_axi_lite_araddr" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[32-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="13" NAME="s_axi_lite_rvalid" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="14" NAME="s_axi_lite_rready" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[32-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="17" NAME="mm2s_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="18" NAME="mm2s_cntrl_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="19" NAME="s2mm_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="20" NAME="s2mm_sts_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" MPD_INDEX="21" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="22" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rresp"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160761856" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8003000" HIGHDECIMAL="4160765951" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8003FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_LITE"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_iop_bus_config_0" IPTYPE="PERIPHERAL" MHS_INDEX="49" MODCLASS="PERIPHERAL" MODTYPE="ps7_iop_bus_config">
      <DESCRIPTION TYPE="SHORT">PS7 IOP BUS CONFIG</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">IOP BUS CONFIG interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0200000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xE0200FFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3760193536" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0200000" HIGHDECIMAL="3760197631" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0200FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ram_0" IPTYPE="PERIPHERAL" MHS_INDEX="50" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ram">
      <DESCRIPTION TYPE="SHORT">PS7 RAM</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">RAM interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x0002FFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_S_AXI_HP0_HIGHOCM_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_S_AXI_HP0_HIGHOCM_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFDFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_S_AXI_HP1_HIGHOCM_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_S_AXI_HP1_HIGHOCM_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFDFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_S_AXI_HP2_HIGHOCM_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_S_AXI_HP2_HIGHOCM_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFDFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_S_AXI_HP3_HIGHOCM_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_S_AXI_HP3_HIGHOCM_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFDFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="1" NAME="S_AXI_HP0" TYPE="SLAVE"/>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="2" NAME="S_AXI_HP1" TYPE="SLAVE"/>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="3" NAME="S_AXI_HP2" TYPE="SLAVE"/>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="4" NAME="S_AXI_HP3" TYPE="SLAVE"/>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="196607" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0002FFFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="196608" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP0_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HP0_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFDFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="261632" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP1_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HP1_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFDFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="261632" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP2_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HP2_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFDFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="261632" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP2"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP3_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HP3_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFDFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="261632" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP3"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ram_1" IPTYPE="PERIPHERAL" MHS_INDEX="51" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ram">
      <DESCRIPTION TYPE="SHORT">PS7 RAM</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">RAM interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFF0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFDFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_S_AXI_HP0_HIGHOCM_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_S_AXI_HP0_HIGHOCM_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFDFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_S_AXI_HP1_HIGHOCM_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_S_AXI_HP1_HIGHOCM_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFDFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_S_AXI_HP2_HIGHOCM_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_S_AXI_HP2_HIGHOCM_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFDFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_S_AXI_HP3_HIGHOCM_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_S_AXI_HP3_HIGHOCM_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFDFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="1" NAME="S_AXI_HP0" TYPE="SLAVE"/>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="2" NAME="S_AXI_HP1" TYPE="SLAVE"/>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="3" NAME="S_AXI_HP2" TYPE="SLAVE"/>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" MPD_INDEX="4" NAME="S_AXI_HP3" TYPE="SLAVE"/>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294901760" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFFFF0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFDFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="65024" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP0_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HP0_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFDFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="261632" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP1_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HP1_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFDFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="261632" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP2_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HP2_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFDFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="261632" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP2"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP3_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294966783" HIGHNAME="C_S_AXI_HP3_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFDFF" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="261632" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP3"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scugic_0" IPTYPE="PERIPHERAL" MHS_INDEX="52" MODCLASS="INTERRUPT_CNTLR" MODTYPE="ps7_scugic">
      <DESCRIPTION TYPE="SHORT">PS7 SCUGIC0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">SCUGIC0 interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F00100"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F001FF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="0" MPD_INDEX="19" MSB="15" NAME="IRQ_F2P" RIGHT="0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_openmac_0_TIMER_IRQ" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_openmac_0" PORT="TIMER_IRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="20" NAME="Core0_nFIQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="ps7_Core0_nFIQ">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="21" NAME="Core0_nIRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="ps7_Core0_nIRQ">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="22" NAME="Core1_nFIQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="ps7_Core1_nFIQ">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="23" NAME="Core1_nIRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="ps7_Core1_nIRQ">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4176478464" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00100" HIGHDECIMAL="4176478719" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F001FF" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scutimer_0" IPTYPE="PERIPHERAL" MHS_INDEX="53" MODCLASS="PERIPHERAL" MODTYPE="ps7_scutimer">
      <DESCRIPTION TYPE="SHORT">PS7 SCU Timer/Counter</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PS7 SCU Timer counter with AXI interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F00600"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F0061F"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_1.M_AXI_DP &amp; ps7_cortexa9_0.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4176479744" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00600" HIGHDECIMAL="4176479775" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F0061F" MEMTYPE="REGISTER" SIZE="32" SIZEABRV="32">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scuwdt_0" IPTYPE="PERIPHERAL" MHS_INDEX="54" MODCLASS="PERIPHERAL" MODTYPE="ps7_scuwdt">
      <DESCRIPTION TYPE="SHORT">PS7 SCU Watchdog Timer</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PS7 SCU Watchdog Timer with AXI interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F00620"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8F006FF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4176479776" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00620" HIGHDECIMAL="4176479999" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F006FF" MEMTYPE="REGISTER" SIZE="224" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_slcr_0" IPTYPE="PERIPHERAL" MHS_INDEX="55" MODCLASS="PERIPHERAL" MODTYPE="ps7_slcr">
      <DESCRIPTION TYPE="SHORT">PS7 SLCR</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">SLCR interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8000FFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="ps7_axi_interconnect_0_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WSTRB" VECFORMULA="[((32/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[(32-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160749568" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8000000" HIGHDECIMAL="4160753663" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8000FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dma_ns" IPTYPE="PERIPHERAL" MHS_INDEX="56" MODCLASS="PERIPHERAL" MODTYPE="ps7_dma">
      <DESCRIPTION TYPE="SHORT">PS7 DMA Engine</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI MemoryMap to/from AXI Stream Direct Memory Access Engine</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_S_AXI_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8004000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_S_AXI_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xF8004FFF"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" NAME="C_INTERCONNECT_S_AXI_LITE_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="s_axi_lite_aclk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWVALID" DIR="I" MPD_INDEX="1" NAME="s_axi_lite_awvalid" SIGNAME="ps7_axi_interconnect_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWREADY" DIR="O" MPD_INDEX="2" NAME="s_axi_lite_awready" SIGNAME="ps7_axi_interconnect_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="s_axi_lite_awaddr" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_AWADDR" VECFORMULA="[32-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_WVALID" DIR="I" MPD_INDEX="4" NAME="s_axi_lite_wvalid" SIGNAME="ps7_axi_interconnect_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_WREADY" DIR="O" MPD_INDEX="5" NAME="s_axi_lite_wready" SIGNAME="ps7_axi_interconnect_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_WDATA" VECFORMULA="[32-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="7" MSB="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_BVALID" DIR="O" MPD_INDEX="8" NAME="s_axi_lite_bvalid" SIGNAME="ps7_axi_interconnect_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_BREADY" DIR="I" MPD_INDEX="9" NAME="s_axi_lite_bready" SIGNAME="ps7_axi_interconnect_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARVALID" DIR="I" MPD_INDEX="10" NAME="s_axi_lite_arvalid" SIGNAME="ps7_axi_interconnect_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARREADY" DIR="O" MPD_INDEX="11" NAME="s_axi_lite_arready" SIGNAME="ps7_axi_interconnect_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="12" MSB="31" NAME="s_axi_lite_araddr" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_ARADDR" VECFORMULA="[32-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_RVALID" DIR="O" MPD_INDEX="13" NAME="s_axi_lite_rvalid" SIGNAME="ps7_axi_interconnect_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_RREADY" DIR="I" MPD_INDEX="14" NAME="s_axi_lite_rready" SIGNAME="ps7_axi_interconnect_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RDATA" VECFORMULA="[32-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="ps7_axi_interconnect_0_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGNAME="ps7_axi_interconnect_0_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="17" NAME="mm2s_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="18" NAME="mm2s_cntrl_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="19" NAME="s2mm_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="20" NAME="s2mm_sts_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" MPD_INDEX="21" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="22" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rresp"/>
          </PORTMAPS>
          <MASTERS>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_0"/>
            <MASTER BUSINTERFACE="M_AXI_DP" INSTANCE="ps7_cortexa9_1"/>
          </MASTERS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4160765952" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8004000" HIGHDECIMAL="4160770047" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8004FFF" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_LITE"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
  </MODULES>

</EDKSYSTEM>