strict digraph "" {
	node [label="\N"];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7feac74e0110>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7feac74dcd50>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7feac74dcd90>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7feac74dcd10>",
		fillcolor=turquoise,
		label="14:BL
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feac74dc150>]",
		style=filled,
		typ=Block];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label="(reset == 1)",
		lineno=14];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7feac74dce10>",
		fillcolor=turquoise,
		label="16:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feac74dce50>]",
		style=filled,
		typ=Block];
	"14:IF" -> "16:BL"	[cond="['reset']",
		label="!((reset == 1))",
		lineno=14];
	"Leaf_13:AL"	[def_var="['present_state']",
		label="Leaf_13:AL"];
	"14:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
