# "/opt/he_fpl_svn/fpl_repo/cslc/test/csl_new_bug1/memory_map_doc_example/./add_to_memory_map.csl" 1



csl_fifo f1{
  f1(){
    set_width(8);
    set_depth(8);
    add_to_memory_map();
  }
};

csl_unit top{
  csl_signal push,pop,full,empty,data(8),rst,valid,clk;
  f1 f(.push(push),.pop(pop),.full(full),.empty(empty),.rd_data(data),
       .wr_data(data),.reset_(rst),.valid(valid),.clock(clk));
  top(){}
};

csl_memory_map_page mpg{
  mpg(){
    add_address_range(0,128);
    set_unit_name(top);
  }
};

csl_memory_map mmap{
  mmap(){
    set_type(hierarchical);
}
};
