process0 = {
  command = "tests/sample/a.out";
};

sys = {
  caches = {
    l1d = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 1;
      latency = 4;
      size = 32768;
    };

    l1i = {
      array = {
        type = "SetAssoc";
        ways = 4;
      };
      caches = 1;
      latency = 3;
      size = 32768;
    };

    l2 = {
      type = "Timing";
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 1;
      latency = 7;
      children = "l1i|l1d";
      size = 262144;
    };

    l3 = {
      type = "Timing";
      array = {
        hash = "H3";
        type = "Z";
        ways = 4;
        candidates = 52;
      };
      banks = 6;
      caches = 1;
      latency = 27;
      children = "l2";
      size = 12582912;
    };
  };

  cores = {
    westmere = {
      cores = 1;
      dcache = "l1d";
      icache = "l1i";
      type = "OOO";
    };
  };

  frequency = 3000;
  lineSize = 64;

  mem = {
    controllers = 3;
    type = "DDR";
    controllerLatency = 40;
  };
};

#sim = { logDir = "/root/zsim/tests/sample/test.log"; };
