//run_prelayout.tcl

# netlist file
/home/s_2025_h007/PROJECT/HDMI_DDR/syn/outputs/AXI4_writer_netlist.v

# tb file
/home/s_2025_h007/PROJECT/HDMI_DDR/sim/pre-sim/tb_axi4_writer_gls.v

#library file
/home/s_2025_h007/PROJECT/HDMI_DDR/edu_lib/verilog/slow_vdd1v0_basicCells.v
