Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Mar 21 11:00:50 2024
| Host         : insa-20924 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_8bits_timing_summary_routed.rpt -pb ALU_8bits_timing_summary_routed.pb -rpx ALU_8bits_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_8bits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (304)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (19)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (304)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: A[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: A[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: A[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: A[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: A[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: A[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: A[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: A[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Ctrl_Alu[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Ctrl_Alu[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Ctrl_Alu[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.012ns  (logic 5.752ns (33.813%)  route 11.260ns (66.187%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.330     6.794    B_IBUF[3]
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.918 r  N_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     6.918    N_OBUF_inst_i_9_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.451 r  N_OBUF_inst_i_2/CO[3]
                         net (fo=2, routed)           0.735     8.186    gtOp
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124     8.310 r  N_OBUF_inst_i_1/O
                         net (fo=10, routed)          5.195    13.504    N_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507    17.012 r  N_OBUF_inst/O
                         net (fo=0)                   0.000    17.012    N
    N3                                                                r  N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Stemp_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.507ns  (logic 4.620ns (31.844%)  route 9.888ns (68.156%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.192     6.656    B_IBUF[3]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.780 r  Stemp_reg[11]_i_29/O
                         net (fo=2, routed)           0.960     7.740    Stemp_reg[11]_i_29_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  Stemp_reg[11]_i_33/O
                         net (fo=1, routed)           0.000     7.864    Stemp_reg[11]_i_33_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.262 r  Stemp_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.262    Stemp_reg[11]_i_17_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.596 r  Stemp_reg[15]_i_47/O[1]
                         net (fo=2, routed)           0.960     9.556    Stemp_reg[15]_i_47_n_6
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.303     9.859 r  Stemp_reg[11]_i_24/O
                         net (fo=2, routed)           0.798    10.657    Stemp_reg[11]_i_24_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.781 r  Stemp_reg[11]_i_8/O
                         net (fo=2, routed)           1.027    11.808    Stemp_reg[11]_i_8_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    11.932 r  Stemp_reg[11]_i_12/O
                         net (fo=1, routed)           0.000    11.932    Stemp_reg[11]_i_12_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.308 r  Stemp_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.308    Stemp_reg[11]_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.527 r  Stemp_reg[15]_i_10/O[0]
                         net (fo=1, routed)           0.950    13.477    data2[11]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.295    13.772 r  Stemp_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    13.772    Stemp_reg[11]_i_2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  Stemp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.173    Stemp_reg[11]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.507 r  Stemp_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.507    Stemp_reg[15]_i_1_n_6
    SLICE_X5Y19          LDCE                                         r  Stemp_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Stemp_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.488ns  (logic 4.606ns (31.791%)  route 9.882ns (68.209%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.192     6.656    B_IBUF[3]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.780 r  Stemp_reg[11]_i_29/O
                         net (fo=2, routed)           0.960     7.740    Stemp_reg[11]_i_29_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  Stemp_reg[11]_i_33/O
                         net (fo=1, routed)           0.000     7.864    Stemp_reg[11]_i_33_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.262 r  Stemp_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.262    Stemp_reg[11]_i_17_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.596 r  Stemp_reg[15]_i_47/O[1]
                         net (fo=2, routed)           0.960     9.556    Stemp_reg[15]_i_47_n_6
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.303     9.859 r  Stemp_reg[11]_i_24/O
                         net (fo=2, routed)           0.798    10.657    Stemp_reg[11]_i_24_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.781 r  Stemp_reg[11]_i_8/O
                         net (fo=2, routed)           1.027    11.808    Stemp_reg[11]_i_8_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    11.932 r  Stemp_reg[11]_i_12/O
                         net (fo=1, routed)           0.000    11.932    Stemp_reg[11]_i_12_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.308 r  Stemp_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.308    Stemp_reg[11]_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.631 r  Stemp_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.944    13.576    data2[12]
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.306    13.882 r  Stemp_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    13.882    Stemp_reg[15]_i_6_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.488 r  Stemp_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.488    Stemp_reg[15]_i_1_n_4
    SLICE_X5Y19          LDCE                                         r  Stemp_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Stemp_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.429ns  (logic 4.547ns (31.512%)  route 9.882ns (68.488%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.192     6.656    B_IBUF[3]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.780 r  Stemp_reg[11]_i_29/O
                         net (fo=2, routed)           0.960     7.740    Stemp_reg[11]_i_29_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  Stemp_reg[11]_i_33/O
                         net (fo=1, routed)           0.000     7.864    Stemp_reg[11]_i_33_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.262 r  Stemp_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.262    Stemp_reg[11]_i_17_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.596 r  Stemp_reg[15]_i_47/O[1]
                         net (fo=2, routed)           0.960     9.556    Stemp_reg[15]_i_47_n_6
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.303     9.859 r  Stemp_reg[11]_i_24/O
                         net (fo=2, routed)           0.798    10.657    Stemp_reg[11]_i_24_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.781 r  Stemp_reg[11]_i_8/O
                         net (fo=2, routed)           1.027    11.808    Stemp_reg[11]_i_8_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    11.932 r  Stemp_reg[11]_i_12/O
                         net (fo=1, routed)           0.000    11.932    Stemp_reg[11]_i_12_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.308 r  Stemp_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.308    Stemp_reg[11]_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.631 r  Stemp_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.944    13.576    data2[12]
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.306    13.882 r  Stemp_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    13.882    Stemp_reg[15]_i_6_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.429 r  Stemp_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.429    Stemp_reg[15]_i_1_n_5
    SLICE_X5Y19          LDCE                                         r  Stemp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Stemp_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.396ns  (logic 4.509ns (31.319%)  route 9.888ns (68.681%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.192     6.656    B_IBUF[3]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.780 r  Stemp_reg[11]_i_29/O
                         net (fo=2, routed)           0.960     7.740    Stemp_reg[11]_i_29_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  Stemp_reg[11]_i_33/O
                         net (fo=1, routed)           0.000     7.864    Stemp_reg[11]_i_33_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.262 r  Stemp_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.262    Stemp_reg[11]_i_17_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.596 r  Stemp_reg[15]_i_47/O[1]
                         net (fo=2, routed)           0.960     9.556    Stemp_reg[15]_i_47_n_6
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.303     9.859 r  Stemp_reg[11]_i_24/O
                         net (fo=2, routed)           0.798    10.657    Stemp_reg[11]_i_24_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.781 r  Stemp_reg[11]_i_8/O
                         net (fo=2, routed)           1.027    11.808    Stemp_reg[11]_i_8_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    11.932 r  Stemp_reg[11]_i_12/O
                         net (fo=1, routed)           0.000    11.932    Stemp_reg[11]_i_12_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.308 r  Stemp_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.308    Stemp_reg[11]_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.527 r  Stemp_reg[15]_i_10/O[0]
                         net (fo=1, routed)           0.950    13.477    data2[11]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.295    13.772 r  Stemp_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    13.772    Stemp_reg[11]_i_2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  Stemp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.173    Stemp_reg[11]_i_1_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.396 r  Stemp_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.396    Stemp_reg[15]_i_1_n_7
    SLICE_X5Y19          LDCE                                         r  Stemp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Stemp_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.020ns  (logic 4.133ns (29.477%)  route 9.888ns (70.523%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.192     6.656    B_IBUF[3]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.780 r  Stemp_reg[11]_i_29/O
                         net (fo=2, routed)           0.960     7.740    Stemp_reg[11]_i_29_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  Stemp_reg[11]_i_33/O
                         net (fo=1, routed)           0.000     7.864    Stemp_reg[11]_i_33_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.262 r  Stemp_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.262    Stemp_reg[11]_i_17_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.596 r  Stemp_reg[15]_i_47/O[1]
                         net (fo=2, routed)           0.960     9.556    Stemp_reg[15]_i_47_n_6
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.303     9.859 r  Stemp_reg[11]_i_24/O
                         net (fo=2, routed)           0.798    10.657    Stemp_reg[11]_i_24_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.781 r  Stemp_reg[11]_i_8/O
                         net (fo=2, routed)           1.027    11.808    Stemp_reg[11]_i_8_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    11.932 r  Stemp_reg[11]_i_12/O
                         net (fo=1, routed)           0.000    11.932    Stemp_reg[11]_i_12_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.308 r  Stemp_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.308    Stemp_reg[11]_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.527 r  Stemp_reg[15]_i_10/O[0]
                         net (fo=1, routed)           0.950    13.477    data2[11]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.295    13.772 r  Stemp_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    13.772    Stemp_reg[11]_i_2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.020 r  Stemp_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.020    Stemp_reg[11]_i_1_n_4
    SLICE_X5Y18          LDCE                                         r  Stemp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Stemp_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.515ns  (logic 4.269ns (31.585%)  route 9.247ns (68.415%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.007     6.471    B_IBUF[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.595 r  Stemp_reg[11]_i_31/O
                         net (fo=2, routed)           0.851     7.446    Stemp_reg[11]_i_31_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  Stemp_reg[11]_i_35/O
                         net (fo=1, routed)           0.000     7.570    Stemp_reg[11]_i_35_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.817 r  Stemp_reg[11]_i_17/O[0]
                         net (fo=2, routed)           1.207     9.024    Stemp_reg[11]_i_17_n_7
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.299     9.323 r  Stemp_reg[11]_i_21/O
                         net (fo=1, routed)           0.000     9.323    Stemp_reg[11]_i_21_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.901 r  Stemp_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.728    10.629    data2[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.301    10.930 f  Stemp_reg[7]_i_20/O
                         net (fo=1, routed)           0.956    11.886    Stemp_reg[7]_i_20_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124    12.010 r  Stemp_reg[7]_i_12/O
                         net (fo=1, routed)           0.497    12.507    Stemp_reg[7]_i_12_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    12.631 r  Stemp_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    12.631    Stemp_reg[7]_i_8_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  Stemp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    Stemp_reg[7]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.515 r  Stemp_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.515    Stemp_reg[11]_i_1_n_6
    SLICE_X5Y18          LDCE                                         r  Stemp_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Stemp_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.420ns  (logic 4.174ns (31.101%)  route 9.247ns (68.899%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.007     6.471    B_IBUF[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.595 r  Stemp_reg[11]_i_31/O
                         net (fo=2, routed)           0.851     7.446    Stemp_reg[11]_i_31_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  Stemp_reg[11]_i_35/O
                         net (fo=1, routed)           0.000     7.570    Stemp_reg[11]_i_35_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.817 r  Stemp_reg[11]_i_17/O[0]
                         net (fo=2, routed)           1.207     9.024    Stemp_reg[11]_i_17_n_7
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.299     9.323 r  Stemp_reg[11]_i_21/O
                         net (fo=1, routed)           0.000     9.323    Stemp_reg[11]_i_21_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.901 r  Stemp_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.728    10.629    data2[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.301    10.930 f  Stemp_reg[7]_i_20/O
                         net (fo=1, routed)           0.956    11.886    Stemp_reg[7]_i_20_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124    12.010 r  Stemp_reg[7]_i_12/O
                         net (fo=1, routed)           0.497    12.507    Stemp_reg[7]_i_12_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    12.631 r  Stemp_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    12.631    Stemp_reg[7]_i_8_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  Stemp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    Stemp_reg[7]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.420 r  Stemp_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.420    Stemp_reg[11]_i_1_n_5
    SLICE_X5Y18          LDCE                                         r  Stemp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Stemp_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.404ns  (logic 4.158ns (31.018%)  route 9.247ns (68.982%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.007     6.471    B_IBUF[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.595 r  Stemp_reg[11]_i_31/O
                         net (fo=2, routed)           0.851     7.446    Stemp_reg[11]_i_31_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  Stemp_reg[11]_i_35/O
                         net (fo=1, routed)           0.000     7.570    Stemp_reg[11]_i_35_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.817 r  Stemp_reg[11]_i_17/O[0]
                         net (fo=2, routed)           1.207     9.024    Stemp_reg[11]_i_17_n_7
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.299     9.323 r  Stemp_reg[11]_i_21/O
                         net (fo=1, routed)           0.000     9.323    Stemp_reg[11]_i_21_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.901 r  Stemp_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.728    10.629    data2[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.301    10.930 f  Stemp_reg[7]_i_20/O
                         net (fo=1, routed)           0.956    11.886    Stemp_reg[7]_i_20_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124    12.010 r  Stemp_reg[7]_i_12/O
                         net (fo=1, routed)           0.497    12.507    Stemp_reg[7]_i_12_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    12.631 r  Stemp_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    12.631    Stemp_reg[7]_i_8_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  Stemp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    Stemp_reg[7]_i_1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.404 r  Stemp_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.404    Stemp_reg[11]_i_1_n_7
    SLICE_X5Y18          LDCE                                         r  Stemp_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Stemp_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.271ns  (logic 4.025ns (30.327%)  route 9.247ns (69.673%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[3]_inst/O
                         net (fo=29, routed)          5.007     6.471    B_IBUF[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.595 r  Stemp_reg[11]_i_31/O
                         net (fo=2, routed)           0.851     7.446    Stemp_reg[11]_i_31_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  Stemp_reg[11]_i_35/O
                         net (fo=1, routed)           0.000     7.570    Stemp_reg[11]_i_35_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.817 r  Stemp_reg[11]_i_17/O[0]
                         net (fo=2, routed)           1.207     9.024    Stemp_reg[11]_i_17_n_7
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.299     9.323 r  Stemp_reg[11]_i_21/O
                         net (fo=1, routed)           0.000     9.323    Stemp_reg[11]_i_21_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.901 r  Stemp_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.728    10.629    data2[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.301    10.930 f  Stemp_reg[7]_i_20/O
                         net (fo=1, routed)           0.956    11.886    Stemp_reg[7]_i_20_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124    12.010 r  Stemp_reg[7]_i_12/O
                         net (fo=1, routed)           0.497    12.507    Stemp_reg[7]_i_12_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    12.631 r  Stemp_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    12.631    Stemp_reg[7]_i_8_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.271 r  Stemp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.271    Stemp_reg[7]_i_1_n_4
    SLICE_X5Y17          LDCE                                         r  Stemp_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ctrl_Alu[0]
                            (input port)
  Destination:            Stemp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.334ns (39.792%)  route 0.506ns (60.208%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ctrl_Alu[0] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Ctrl_Alu_IBUF[0]_inst/O
                         net (fo=47, routed)          0.506     0.725    Ctrl_Alu_IBUF[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.770 r  Stemp_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.770    Stemp_reg[3]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.840 r  Stemp_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.840    Stemp_reg[3]_i_1_n_7
    SLICE_X5Y16          LDCE                                         r  Stemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ctrl_Alu[0]
                            (input port)
  Destination:            Stemp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.330ns (38.449%)  route 0.529ns (61.551%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ctrl_Alu[0] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Ctrl_Alu_IBUF[0]_inst/O
                         net (fo=47, routed)          0.529     0.748    Ctrl_Alu_IBUF[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.793 r  Stemp_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     0.793    Stemp_reg[7]_i_7_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.859 r  Stemp_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.859    Stemp_reg[7]_i_1_n_5
    SLICE_X5Y17          LDCE                                         r  Stemp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ctrl_Alu[0]
                            (input port)
  Destination:            Stemp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.370ns (42.267%)  route 0.506ns (57.733%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ctrl_Alu[0] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Ctrl_Alu_IBUF[0]_inst/O
                         net (fo=47, routed)          0.506     0.725    Ctrl_Alu_IBUF[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.770 r  Stemp_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.770    Stemp_reg[3]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.876 r  Stemp_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.876    Stemp_reg[3]_i_1_n_6
    SLICE_X5Y16          LDCE                                         r  Stemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ctrl_Alu[0]
                            (input port)
  Destination:            Stemp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.327ns (37.007%)  route 0.557ns (62.993%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ctrl_Alu[0] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Ctrl_Alu_IBUF[0]_inst/O
                         net (fo=47, routed)          0.557     0.776    Ctrl_Alu_IBUF[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.821 r  Stemp_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     0.821    Stemp_reg[3]_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.884 r  Stemp_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.884    Stemp_reg[3]_i_1_n_4
    SLICE_X5Y16          LDCE                                         r  Stemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ctrl_Alu[0]
                            (input port)
  Destination:            Stemp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.886ns  (logic 0.330ns (37.262%)  route 0.556ns (62.738%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ctrl_Alu[0] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Ctrl_Alu_IBUF[0]_inst/O
                         net (fo=47, routed)          0.556     0.775    Ctrl_Alu_IBUF[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.820 r  Stemp_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     0.820    Stemp_reg[3]_i_7_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.886 r  Stemp_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.886    Stemp_reg[3]_i_1_n_5
    SLICE_X5Y16          LDCE                                         r  Stemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ctrl_Alu[2]
                            (input port)
  Destination:            Stemp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.334ns (37.701%)  route 0.553ns (62.299%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  Ctrl_Alu[2] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Ctrl_Alu_IBUF[2]_inst/O
                         net (fo=47, routed)          0.553     0.772    Ctrl_Alu_IBUF[2]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.817 r  Stemp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     0.817    Stemp_reg[7]_i_9_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.887 r  Stemp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.887    Stemp_reg[7]_i_1_n_7
    SLICE_X5Y17          LDCE                                         r  Stemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ctrl_Alu[0]
                            (input port)
  Destination:            Stemp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.892ns  (logic 0.363ns (40.727%)  route 0.529ns (59.273%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ctrl_Alu[0] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Ctrl_Alu_IBUF[0]_inst/O
                         net (fo=47, routed)          0.529     0.748    Ctrl_Alu_IBUF[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.793 r  Stemp_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     0.793    Stemp_reg[7]_i_7_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.892 r  Stemp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.892    Stemp_reg[7]_i_1_n_4
    SLICE_X5Y17          LDCE                                         r  Stemp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ctrl_Alu[1]
                            (input port)
  Destination:            Stemp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.320ns (35.322%)  route 0.585ns (64.678%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Ctrl_Alu[1] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[1]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Ctrl_Alu_IBUF[1]_inst/O
                         net (fo=47, routed)          0.585     0.795    Ctrl_Alu_IBUF[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.840 r  Stemp_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     0.840    Stemp_reg[7]_i_8_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.905 r  Stemp_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.905    Stemp_reg[7]_i_1_n_6
    SLICE_X5Y17          LDCE                                         r  Stemp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ctrl_Alu[0]
                            (input port)
  Destination:            Stemp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.932ns  (logic 0.330ns (35.433%)  route 0.602ns (64.567%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ctrl_Alu[0] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Ctrl_Alu_IBUF[0]_inst/O
                         net (fo=47, routed)          0.602     0.821    Ctrl_Alu_IBUF[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  Stemp_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     0.866    Stemp_reg[11]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.932 r  Stemp_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.932    Stemp_reg[11]_i_1_n_5
    SLICE_X5Y18          LDCE                                         r  Stemp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ctrl_Alu[0]
                            (input port)
  Destination:            Stemp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.932ns  (logic 0.327ns (35.112%)  route 0.605ns (64.888%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ctrl_Alu[0] (IN)
                         net (fo=0)                   0.000     0.000    Ctrl_Alu[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Ctrl_Alu_IBUF[0]_inst/O
                         net (fo=47, routed)          0.605     0.824    Ctrl_Alu_IBUF[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I3_O)        0.045     0.869 r  Stemp_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     0.869    Stemp_reg[11]_i_2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.932 r  Stemp_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.932    Stemp_reg[11]_i_1_n_4
    SLICE_X5Y18          LDCE                                         r  Stemp_reg[11]/D
  -------------------------------------------------------------------    -------------------





