// Seed: 1348835868
module module_0 ();
  assign id_0 = 1;
  initial begin
    id_0 <= 1;
    if (id_0) if (id_0) id_0 <= id_0;
  end
  logic id_1;
  reg   id_2;
  assign id_0 = id_2;
  always @(posedge 1)
    if (id_1) id_0 <= 1;
    else begin
      id_0 <= 1;
    end
endmodule
