   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"system_stm32f4xx.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	SystemCoreClock
  19              		.data
  20              		.align	2
  23              	SystemCoreClock:
  24 0000 007A030A 		.word	168000000
  25              		.global	AHBPrescTable
  26              		.align	2
  29              	AHBPrescTable:
  30 0004 00       		.byte	0
  31 0005 00       		.byte	0
  32 0006 00       		.byte	0
  33 0007 00       		.byte	0
  34 0008 00       		.byte	0
  35 0009 00       		.byte	0
  36 000a 00       		.byte	0
  37 000b 00       		.byte	0
  38 000c 01       		.byte	1
  39 000d 02       		.byte	2
  40 000e 03       		.byte	3
  41 000f 04       		.byte	4
  42 0010 06       		.byte	6
  43 0011 07       		.byte	7
  44 0012 08       		.byte	8
  45 0013 09       		.byte	9
  46              		.text
  47              		.align	2
  48              		.global	SystemInit
  49              		.thumb
  50              		.thumb_func
  52              	SystemInit:
  53              	.LFB110:
  54              		.file 1 "../src/system_stm32f4xx.c"
   1:../src/system_stm32f4xx.c **** /**
   2:../src/system_stm32f4xx.c ****   ******************************************************************************
   3:../src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:../src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:../src/system_stm32f4xx.c ****   * @version V1.0.0RC1
   6:../src/system_stm32f4xx.c ****   * @date    25-August-2011
   7:../src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:../src/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices,
   9:../src/system_stm32f4xx.c ****   *          and is generated by the clock configuration tool
  10:../src/system_stm32f4xx.c ****   *          stm32f4xx_Clock_Configuration_V1.0.0.xls
  11:../src/system_stm32f4xx.c ****   *             
  12:../src/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  13:../src/system_stm32f4xx.c ****   *     user application:
  14:../src/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  15:../src/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  16:../src/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  17:../src/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  18:../src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  19:../src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  20:../src/system_stm32f4xx.c ****   *
  21:../src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  22:../src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  23:../src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  24:../src/system_stm32f4xx.c ****   *                                     
  25:../src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:../src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  27:../src/system_stm32f4xx.c ****   *                                 during program execution.
  28:../src/system_stm32f4xx.c ****   *
  29:../src/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  30:../src/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  31:../src/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
  32:../src/system_stm32f4xx.c ****   *
  33:../src/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  34:../src/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  35:../src/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  36:../src/system_stm32f4xx.c ****   *
  37:../src/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
  38:../src/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  39:../src/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  40:../src/system_stm32f4xx.c ****   *    value to your own configuration.
  41:../src/system_stm32f4xx.c ****   *
  42:../src/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  43:../src/system_stm32f4xx.c ****   *=============================================================================
  44:../src/system_stm32f4xx.c ****   *=============================================================================
  45:../src/system_stm32f4xx.c ****   *        Supported STM32F4xx device revision    | Rev A
  46:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:../src/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  48:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:../src/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 168000000
  50:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:../src/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 168000000
  52:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:../src/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  54:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:../src/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  56:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:../src/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  58:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:../src/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 8000000
  60:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:../src/system_stm32f4xx.c ****   *        PLL_M                                  | 8
  62:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:../src/system_stm32f4xx.c ****   *        PLL_N                                  | 336
  64:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:../src/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  66:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:../src/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  68:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:../src/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
  70:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:../src/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
  72:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:../src/system_stm32f4xx.c ****   *        I2S input clock                        | NA
  74:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:../src/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
  76:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:../src/system_stm32f4xx.c ****   *        High Performance mode                  | Enabled
  78:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:../src/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
  80:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:../src/system_stm32f4xx.c ****   *        Prefetch Buffer                        | OFF
  82:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:../src/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  84:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:../src/system_stm32f4xx.c ****   *        Data cache                             | ON
  86:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  87:../src/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Enabled
  88:../src/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
  89:../src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  90:../src/system_stm32f4xx.c ****   *=============================================================================
  91:../src/system_stm32f4xx.c ****   ****************************************************************************** 
  92:../src/system_stm32f4xx.c ****   * @attention
  93:../src/system_stm32f4xx.c ****   *
  94:../src/system_stm32f4xx.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  95:../src/system_stm32f4xx.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  96:../src/system_stm32f4xx.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  97:../src/system_stm32f4xx.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  98:../src/system_stm32f4xx.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  99:../src/system_stm32f4xx.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
 100:../src/system_stm32f4xx.c ****   *
 101:../src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
 102:../src/system_stm32f4xx.c ****   ******************************************************************************
 103:../src/system_stm32f4xx.c ****   */
 104:../src/system_stm32f4xx.c **** 
 105:../src/system_stm32f4xx.c **** /** @addtogroup CMSIS
 106:../src/system_stm32f4xx.c ****   * @{
 107:../src/system_stm32f4xx.c ****   */
 108:../src/system_stm32f4xx.c **** 
 109:../src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 110:../src/system_stm32f4xx.c ****   * @{
 111:../src/system_stm32f4xx.c ****   */  
 112:../src/system_stm32f4xx.c ****   
 113:../src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 114:../src/system_stm32f4xx.c ****   * @{
 115:../src/system_stm32f4xx.c ****   */
 116:../src/system_stm32f4xx.c **** 
 117:../src/system_stm32f4xx.c **** #include "stm32f4xx.h"
 118:../src/system_stm32f4xx.c **** 
 119:../src/system_stm32f4xx.c **** /**
 120:../src/system_stm32f4xx.c ****   * @}
 121:../src/system_stm32f4xx.c ****   */
 122:../src/system_stm32f4xx.c **** 
 123:../src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
 124:../src/system_stm32f4xx.c ****   * @{
 125:../src/system_stm32f4xx.c ****   */
 126:../src/system_stm32f4xx.c **** 
 127:../src/system_stm32f4xx.c **** /**
 128:../src/system_stm32f4xx.c ****   * @}
 129:../src/system_stm32f4xx.c ****   */
 130:../src/system_stm32f4xx.c **** 
 131:../src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 132:../src/system_stm32f4xx.c ****   * @{
 133:../src/system_stm32f4xx.c ****   */
 134:../src/system_stm32f4xx.c **** 
 135:../src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 136:../src/system_stm32f4xx.c ****      on STM324xG_EVAL board as data memory  */
 137:../src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 138:../src/system_stm32f4xx.c **** 
 139:../src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 140:../src/system_stm32f4xx.c ****      Internal SRAM. */
 141:../src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 142:../src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 143:../src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 144:../src/system_stm32f4xx.c **** 
 145:../src/system_stm32f4xx.c **** 
 146:../src/system_stm32f4xx.c **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 147:../src/system_stm32f4xx.c **** #define PLL_M      8
 148:../src/system_stm32f4xx.c **** #define PLL_N      336
 149:../src/system_stm32f4xx.c **** 
 150:../src/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 151:../src/system_stm32f4xx.c **** #define PLL_P      2
 152:../src/system_stm32f4xx.c **** 
 153:../src/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 154:../src/system_stm32f4xx.c **** #define PLL_Q      7
 155:../src/system_stm32f4xx.c **** 
 156:../src/system_stm32f4xx.c **** /**
 157:../src/system_stm32f4xx.c ****   * @}
 158:../src/system_stm32f4xx.c ****   */
 159:../src/system_stm32f4xx.c **** 
 160:../src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 161:../src/system_stm32f4xx.c ****   * @{
 162:../src/system_stm32f4xx.c ****   */
 163:../src/system_stm32f4xx.c **** 
 164:../src/system_stm32f4xx.c **** /**
 165:../src/system_stm32f4xx.c ****   * @}
 166:../src/system_stm32f4xx.c ****   */
 167:../src/system_stm32f4xx.c **** 
 168:../src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 169:../src/system_stm32f4xx.c ****   * @{
 170:../src/system_stm32f4xx.c ****   */
 171:../src/system_stm32f4xx.c **** 
 172:../src/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 168000000;
 173:../src/system_stm32f4xx.c **** 
 174:../src/system_stm32f4xx.c ****   __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 175:../src/system_stm32f4xx.c **** 
 176:../src/system_stm32f4xx.c **** /**
 177:../src/system_stm32f4xx.c ****   * @}
 178:../src/system_stm32f4xx.c ****   */
 179:../src/system_stm32f4xx.c **** 
 180:../src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 181:../src/system_stm32f4xx.c ****   * @{
 182:../src/system_stm32f4xx.c ****   */
 183:../src/system_stm32f4xx.c **** 
 184:../src/system_stm32f4xx.c **** static void SetSysClock(void);
 185:../src/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 186:../src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 187:../src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 188:../src/system_stm32f4xx.c **** 
 189:../src/system_stm32f4xx.c **** /**
 190:../src/system_stm32f4xx.c ****   * @}
 191:../src/system_stm32f4xx.c ****   */
 192:../src/system_stm32f4xx.c **** 
 193:../src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 194:../src/system_stm32f4xx.c ****   * @{
 195:../src/system_stm32f4xx.c ****   */
 196:../src/system_stm32f4xx.c **** 
 197:../src/system_stm32f4xx.c **** /**
 198:../src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 199:../src/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 200:../src/system_stm32f4xx.c ****   *         SystemFrequency variable.
 201:../src/system_stm32f4xx.c ****   * @param  None
 202:../src/system_stm32f4xx.c ****   * @retval None
 203:../src/system_stm32f4xx.c ****   */
 204:../src/system_stm32f4xx.c **** void SystemInit(void)
 205:../src/system_stm32f4xx.c **** {
  55              		.loc 1 205 0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 1, uses_anonymous_args = 0
  59 0000 80B5     		push	{r7, lr}
  60              	.LCFI0:
  61              		.cfi_def_cfa_offset 8
  62              		.cfi_offset 14, -4
  63              		.cfi_offset 7, -8
  64 0002 00AF     		add	r7, sp, #0
  65              	.LCFI1:
  66              		.cfi_def_cfa_register 7
 206:../src/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 207:../src/system_stm32f4xx.c ****   /* Set HSION bit */
 208:../src/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  67              		.loc 1 208 0
  68 0004 4FF46053 		mov	r3, #14336
  69 0008 C4F20203 		movt	r3, 16386
  70 000c 4FF46052 		mov	r2, #14336
  71 0010 C4F20202 		movt	r2, 16386
  72 0014 1268     		ldr	r2, [r2, #0]
  73 0016 42F00102 		orr	r2, r2, #1
  74 001a 1A60     		str	r2, [r3, #0]
 209:../src/system_stm32f4xx.c **** 
 210:../src/system_stm32f4xx.c ****   /* Reset CFGR register */
 211:../src/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
  75              		.loc 1 211 0
  76 001c 4FF46053 		mov	r3, #14336
  77 0020 C4F20203 		movt	r3, 16386
  78 0024 4FF00002 		mov	r2, #0
  79 0028 9A60     		str	r2, [r3, #8]
 212:../src/system_stm32f4xx.c **** 
 213:../src/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 214:../src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  80              		.loc 1 214 0
  81 002a 4FF46053 		mov	r3, #14336
  82 002e C4F20203 		movt	r3, 16386
  83 0032 4FF46052 		mov	r2, #14336
  84 0036 C4F20202 		movt	r2, 16386
  85 003a 1268     		ldr	r2, [r2, #0]
  86 003c 22F08472 		bic	r2, r2, #17301504
  87 0040 22F48032 		bic	r2, r2, #65536
  88 0044 1A60     		str	r2, [r3, #0]
 215:../src/system_stm32f4xx.c **** 
 216:../src/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 217:../src/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  89              		.loc 1 217 0
  90 0046 4FF46053 		mov	r3, #14336
  91 004a C4F20203 		movt	r3, 16386
  92 004e 43F21002 		movw	r2, #12304
  93 0052 C2F20042 		movt	r2, 9216
  94 0056 5A60     		str	r2, [r3, #4]
 218:../src/system_stm32f4xx.c **** 
 219:../src/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 220:../src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  95              		.loc 1 220 0
  96 0058 4FF46053 		mov	r3, #14336
  97 005c C4F20203 		movt	r3, 16386
  98 0060 4FF46052 		mov	r2, #14336
  99 0064 C4F20202 		movt	r2, 16386
 100 0068 1268     		ldr	r2, [r2, #0]
 101 006a 22F48022 		bic	r2, r2, #262144
 102 006e 1A60     		str	r2, [r3, #0]
 221:../src/system_stm32f4xx.c **** 
 222:../src/system_stm32f4xx.c ****   /* Disable all interrupts */
 223:../src/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
 103              		.loc 1 223 0
 104 0070 4FF46053 		mov	r3, #14336
 105 0074 C4F20203 		movt	r3, 16386
 106 0078 4FF00002 		mov	r2, #0
 107 007c DA60     		str	r2, [r3, #12]
 224:../src/system_stm32f4xx.c **** 
 225:../src/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 226:../src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 227:../src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 228:../src/system_stm32f4xx.c ****          
 229:../src/system_stm32f4xx.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 230:../src/system_stm32f4xx.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 231:../src/system_stm32f4xx.c ****   SetSysClock();
 108              		.loc 1 231 0
 109 007e 00F0C1F8 		bl	SetSysClock
 232:../src/system_stm32f4xx.c **** 
 233:../src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 234:../src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 235:../src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 236:../src/system_stm32f4xx.c **** #else
 237:../src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 110              		.loc 1 237 0
 111 0082 4FF46D43 		mov	r3, #60672
 112 0086 CEF20003 		movt	r3, 57344
 113 008a 4FF00062 		mov	r2, #134217728
 114 008e 9A60     		str	r2, [r3, #8]
 238:../src/system_stm32f4xx.c **** #endif
 239:../src/system_stm32f4xx.c **** }
 115              		.loc 1 239 0
 116 0090 80BD     		pop	{r7, pc}
 117              		.cfi_endproc
 118              	.LFE110:
 120 0092 00BF     		.align	2
 121              		.global	SystemCoreClockUpdate
 122              		.thumb
 123              		.thumb_func
 125              	SystemCoreClockUpdate:
 126              	.LFB111:
 240:../src/system_stm32f4xx.c **** 
 241:../src/system_stm32f4xx.c **** /**
 242:../src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 243:../src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 244:../src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 245:../src/system_stm32f4xx.c ****   *         other parameters.
 246:../src/system_stm32f4xx.c ****   *           
 247:../src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 248:../src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 249:../src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 250:../src/system_stm32f4xx.c ****   *     
 251:../src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 252:../src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 253:../src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 254:../src/system_stm32f4xx.c ****   *             
 255:../src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 256:../src/system_stm32f4xx.c ****   *                                              
 257:../src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 258:../src/system_stm32f4xx.c ****   *                          
 259:../src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 260:../src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 261:../src/system_stm32f4xx.c ****   *         
 262:../src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 263:../src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 264:../src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 265:../src/system_stm32f4xx.c ****   *    
 266:../src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 267:../src/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 268:../src/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 269:../src/system_stm32f4xx.c ****   *              have wrong result.
 270:../src/system_stm32f4xx.c ****   *                
 271:../src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 272:../src/system_stm32f4xx.c ****   *           value for HSE crystal.
 273:../src/system_stm32f4xx.c ****   *     
 274:../src/system_stm32f4xx.c ****   * @param  None
 275:../src/system_stm32f4xx.c ****   * @retval None
 276:../src/system_stm32f4xx.c ****   */
 277:../src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 278:../src/system_stm32f4xx.c **** {
 127              		.loc 1 278 0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 24
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 132 0094 80B4     		push	{r7}
 133              	.LCFI2:
 134              		.cfi_def_cfa_offset 4
 135              		.cfi_offset 7, -4
 136 0096 87B0     		sub	sp, sp, #28
 137              	.LCFI3:
 138              		.cfi_def_cfa_offset 32
 139 0098 00AF     		add	r7, sp, #0
 140              	.LCFI4:
 141              		.cfi_def_cfa_register 7
 279:../src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 142              		.loc 1 279 0
 143 009a 4FF00003 		mov	r3, #0
 144 009e 3B61     		str	r3, [r7, #16]
 145 00a0 4FF00003 		mov	r3, #0
 146 00a4 7B61     		str	r3, [r7, #20]
 147 00a6 4FF00203 		mov	r3, #2
 148 00aa FB60     		str	r3, [r7, #12]
 149 00ac 4FF00003 		mov	r3, #0
 150 00b0 BB60     		str	r3, [r7, #8]
 151 00b2 4FF00203 		mov	r3, #2
 152 00b6 7B60     		str	r3, [r7, #4]
 280:../src/system_stm32f4xx.c ****   
 281:../src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 282:../src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 153              		.loc 1 282 0
 154 00b8 4FF46053 		mov	r3, #14336
 155 00bc C4F20203 		movt	r3, 16386
 156 00c0 9B68     		ldr	r3, [r3, #8]
 157 00c2 03F00C03 		and	r3, r3, #12
 158 00c6 3B61     		str	r3, [r7, #16]
 283:../src/system_stm32f4xx.c **** 
 284:../src/system_stm32f4xx.c ****   switch (tmp)
 159              		.loc 1 284 0
 160 00c8 3B69     		ldr	r3, [r7, #16]
 161 00ca 042B     		cmp	r3, #4
 162 00cc 0DD0     		beq	.L5
 163 00ce 082B     		cmp	r3, #8
 164 00d0 15D0     		beq	.L6
 165 00d2 002B     		cmp	r3, #0
 166 00d4 69D1     		bne	.L10
 167              	.L4:
 285:../src/system_stm32f4xx.c ****   {
 286:../src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 287:../src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 168              		.loc 1 287 0
 169 00d6 40F20003 		movw	r3, #:lower16:SystemCoreClock
 170 00da C0F20003 		movt	r3, #:upper16:SystemCoreClock
 171 00de 4FF41052 		mov	r2, #9216
 172 00e2 C0F2F402 		movt	r2, 244
 173 00e6 1A60     		str	r2, [r3, #0]
 288:../src/system_stm32f4xx.c ****       break;
 174              		.loc 1 288 0
 175 00e8 69E0     		b	.L7
 176              	.L5:
 289:../src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 290:../src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 177              		.loc 1 290 0
 178 00ea 40F20003 		movw	r3, #:lower16:SystemCoreClock
 179 00ee C0F20003 		movt	r3, #:upper16:SystemCoreClock
 180 00f2 4FF49052 		mov	r2, #4608
 181 00f6 C0F27A02 		movt	r2, 122
 182 00fa 1A60     		str	r2, [r3, #0]
 291:../src/system_stm32f4xx.c ****       break;
 183              		.loc 1 291 0
 184 00fc 5FE0     		b	.L7
 185              	.L6:
 292:../src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 293:../src/system_stm32f4xx.c **** 
 294:../src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 295:../src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 296:../src/system_stm32f4xx.c ****          */    
 297:../src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 186              		.loc 1 297 0
 187 00fe 4FF46053 		mov	r3, #14336
 188 0102 C4F20203 		movt	r3, 16386
 189 0106 5B68     		ldr	r3, [r3, #4]
 190 0108 03F48003 		and	r3, r3, #4194304
 191 010c 4FEA9353 		lsr	r3, r3, #22
 192 0110 BB60     		str	r3, [r7, #8]
 298:../src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 193              		.loc 1 298 0
 194 0112 4FF46053 		mov	r3, #14336
 195 0116 C4F20203 		movt	r3, 16386
 196 011a 5B68     		ldr	r3, [r3, #4]
 197 011c 03F03F03 		and	r3, r3, #63
 198 0120 7B60     		str	r3, [r7, #4]
 299:../src/system_stm32f4xx.c ****       
 300:../src/system_stm32f4xx.c ****       if (pllsource != 0)
 199              		.loc 1 300 0
 200 0122 BB68     		ldr	r3, [r7, #8]
 201 0124 002B     		cmp	r3, #0
 202 0126 14D0     		beq	.L8
 301:../src/system_stm32f4xx.c ****       {
 302:../src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 303:../src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 203              		.loc 1 303 0
 204 0128 4FF49053 		mov	r3, #4608
 205 012c C0F27A03 		movt	r3, 122
 206 0130 7A68     		ldr	r2, [r7, #4]
 207 0132 B3FBF2F2 		udiv	r2, r3, r2
 208 0136 4FF46053 		mov	r3, #14336
 209 013a C4F20203 		movt	r3, 16386
 210 013e 5968     		ldr	r1, [r3, #4]
 211 0140 47F6C073 		movw	r3, #32704
 212 0144 0B40     		ands	r3, r3, r1
 213 0146 4FEA9313 		lsr	r3, r3, #6
 214 014a 03FB02F3 		mul	r3, r3, r2
 215 014e 7B61     		str	r3, [r7, #20]
 216 0150 13E0     		b	.L9
 217              	.L8:
 304:../src/system_stm32f4xx.c ****       }
 305:../src/system_stm32f4xx.c ****       else
 306:../src/system_stm32f4xx.c ****       {
 307:../src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 308:../src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 218              		.loc 1 308 0
 219 0152 4FF41053 		mov	r3, #9216
 220 0156 C0F2F403 		movt	r3, 244
 221 015a 7A68     		ldr	r2, [r7, #4]
 222 015c B3FBF2F2 		udiv	r2, r3, r2
 223 0160 4FF46053 		mov	r3, #14336
 224 0164 C4F20203 		movt	r3, 16386
 225 0168 5968     		ldr	r1, [r3, #4]
 226 016a 47F6C073 		movw	r3, #32704
 227 016e 0B40     		ands	r3, r3, r1
 228 0170 4FEA9313 		lsr	r3, r3, #6
 229 0174 03FB02F3 		mul	r3, r3, r2
 230 0178 7B61     		str	r3, [r7, #20]
 231              	.L9:
 309:../src/system_stm32f4xx.c ****       }
 310:../src/system_stm32f4xx.c **** 
 311:../src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 232              		.loc 1 311 0
 233 017a 4FF46053 		mov	r3, #14336
 234 017e C4F20203 		movt	r3, 16386
 235 0182 5B68     		ldr	r3, [r3, #4]
 236 0184 03F44033 		and	r3, r3, #196608
 237 0188 4FEA1343 		lsr	r3, r3, #16
 238 018c 03F10103 		add	r3, r3, #1
 239 0190 4FEA4303 		lsl	r3, r3, #1
 240 0194 FB60     		str	r3, [r7, #12]
 312:../src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 241              		.loc 1 312 0
 242 0196 7A69     		ldr	r2, [r7, #20]
 243 0198 FB68     		ldr	r3, [r7, #12]
 244 019a B2FBF3F2 		udiv	r2, r2, r3
 245 019e 40F20003 		movw	r3, #:lower16:SystemCoreClock
 246 01a2 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 247 01a6 1A60     		str	r2, [r3, #0]
 313:../src/system_stm32f4xx.c ****       break;
 248              		.loc 1 313 0
 249 01a8 09E0     		b	.L7
 250              	.L10:
 314:../src/system_stm32f4xx.c ****     default:
 315:../src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 251              		.loc 1 315 0
 252 01aa 40F20003 		movw	r3, #:lower16:SystemCoreClock
 253 01ae C0F20003 		movt	r3, #:upper16:SystemCoreClock
 254 01b2 4FF41052 		mov	r2, #9216
 255 01b6 C0F2F402 		movt	r2, 244
 256 01ba 1A60     		str	r2, [r3, #0]
 316:../src/system_stm32f4xx.c ****       break;
 257              		.loc 1 316 0
 258 01bc 00BF     		nop
 259              	.L7:
 317:../src/system_stm32f4xx.c ****   }
 318:../src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 319:../src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 320:../src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 260              		.loc 1 320 0
 261 01be 4FF46053 		mov	r3, #14336
 262 01c2 C4F20203 		movt	r3, 16386
 263 01c6 9B68     		ldr	r3, [r3, #8]
 264 01c8 03F0F003 		and	r3, r3, #240
 265 01cc 4FEA1312 		lsr	r2, r3, #4
 266 01d0 40F20003 		movw	r3, #:lower16:AHBPrescTable
 267 01d4 C0F20003 		movt	r3, #:upper16:AHBPrescTable
 268 01d8 9B5C     		ldrb	r3, [r3, r2]
 269 01da DBB2     		uxtb	r3, r3
 270 01dc 3B61     		str	r3, [r7, #16]
 321:../src/system_stm32f4xx.c ****   /* HCLK frequency */
 322:../src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 271              		.loc 1 322 0
 272 01de 40F20003 		movw	r3, #:lower16:SystemCoreClock
 273 01e2 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 274 01e6 1A68     		ldr	r2, [r3, #0]
 275 01e8 3B69     		ldr	r3, [r7, #16]
 276 01ea 22FA03F2 		lsr	r2, r2, r3
 277 01ee 40F20003 		movw	r3, #:lower16:SystemCoreClock
 278 01f2 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 279 01f6 1A60     		str	r2, [r3, #0]
 323:../src/system_stm32f4xx.c **** }
 280              		.loc 1 323 0
 281 01f8 07F11C07 		add	r7, r7, #28
 282 01fc BD46     		mov	sp, r7
 283 01fe 80BC     		pop	{r7}
 284 0200 7047     		bx	lr
 285              		.cfi_endproc
 286              	.LFE111:
 288 0202 00BF     		.align	2
 289              		.thumb
 290              		.thumb_func
 292              	SetSysClock:
 293              	.LFB112:
 324:../src/system_stm32f4xx.c **** 
 325:../src/system_stm32f4xx.c **** /**
 326:../src/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 327:../src/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 328:../src/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 329:../src/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 330:../src/system_stm32f4xx.c ****   * @param  None
 331:../src/system_stm32f4xx.c ****   * @retval None
 332:../src/system_stm32f4xx.c ****   */
 333:../src/system_stm32f4xx.c **** static void SetSysClock(void)
 334:../src/system_stm32f4xx.c **** {
 294              		.loc 1 334 0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 8
 297              		@ frame_needed = 1, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 299 0204 80B4     		push	{r7}
 300              	.LCFI5:
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 7, -4
 303 0206 83B0     		sub	sp, sp, #12
 304              	.LCFI6:
 305              		.cfi_def_cfa_offset 16
 306 0208 00AF     		add	r7, sp, #0
 307              	.LCFI7:
 308              		.cfi_def_cfa_register 7
 335:../src/system_stm32f4xx.c **** /******************************************************************************/
 336:../src/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 337:../src/system_stm32f4xx.c **** /******************************************************************************/
 338:../src/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 309              		.loc 1 338 0
 310 020a 4FF00003 		mov	r3, #0
 311 020e 7B60     		str	r3, [r7, #4]
 312 0210 4FF00003 		mov	r3, #0
 313 0214 3B60     		str	r3, [r7, #0]
 339:../src/system_stm32f4xx.c ****   
 340:../src/system_stm32f4xx.c ****   /* Enable HSE */
 341:../src/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 314              		.loc 1 341 0
 315 0216 4FF46053 		mov	r3, #14336
 316 021a C4F20203 		movt	r3, 16386
 317 021e 4FF46052 		mov	r2, #14336
 318 0222 C4F20202 		movt	r2, 16386
 319 0226 1268     		ldr	r2, [r2, #0]
 320 0228 42F48032 		orr	r2, r2, #65536
 321 022c 1A60     		str	r2, [r3, #0]
 322              	.L13:
 342:../src/system_stm32f4xx.c ****  
 343:../src/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 344:../src/system_stm32f4xx.c ****   do
 345:../src/system_stm32f4xx.c ****   {
 346:../src/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 323              		.loc 1 346 0 discriminator 1
 324 022e 4FF46053 		mov	r3, #14336
 325 0232 C4F20203 		movt	r3, 16386
 326 0236 1B68     		ldr	r3, [r3, #0]
 327 0238 03F40033 		and	r3, r3, #131072
 328 023c 3B60     		str	r3, [r7, #0]
 347:../src/system_stm32f4xx.c ****     StartUpCounter++;
 329              		.loc 1 347 0 discriminator 1
 330 023e 7B68     		ldr	r3, [r7, #4]
 331 0240 03F10103 		add	r3, r3, #1
 332 0244 7B60     		str	r3, [r7, #4]
 348:../src/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 333              		.loc 1 348 0 discriminator 1
 334 0246 3B68     		ldr	r3, [r7, #0]
 335 0248 002B     		cmp	r3, #0
 336 024a 03D1     		bne	.L12
 337 024c 7B68     		ldr	r3, [r7, #4]
 338 024e B3F5A06F 		cmp	r3, #1280
 339 0252 ECD1     		bne	.L13
 340              	.L12:
 349:../src/system_stm32f4xx.c **** 
 350:../src/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 341              		.loc 1 350 0
 342 0254 4FF46053 		mov	r3, #14336
 343 0258 C4F20203 		movt	r3, 16386
 344 025c 1B68     		ldr	r3, [r3, #0]
 345 025e 03F40033 		and	r3, r3, #131072
 346 0262 002B     		cmp	r3, #0
 347 0264 03D0     		beq	.L14
 351:../src/system_stm32f4xx.c ****   {
 352:../src/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
 348              		.loc 1 352 0
 349 0266 4FF00103 		mov	r3, #1
 350 026a 3B60     		str	r3, [r7, #0]
 351 026c 02E0     		b	.L15
 352              	.L14:
 353:../src/system_stm32f4xx.c ****   }
 354:../src/system_stm32f4xx.c ****   else
 355:../src/system_stm32f4xx.c ****   {
 356:../src/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 353              		.loc 1 356 0
 354 026e 4FF00003 		mov	r3, #0
 355 0272 3B60     		str	r3, [r7, #0]
 356              	.L15:
 357:../src/system_stm32f4xx.c ****   }
 358:../src/system_stm32f4xx.c **** 
 359:../src/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
 357              		.loc 1 359 0
 358 0274 3B68     		ldr	r3, [r7, #0]
 359 0276 012B     		cmp	r3, #1
 360 0278 40F08280 		bne	.L11
 360:../src/system_stm32f4xx.c ****   {
 361:../src/system_stm32f4xx.c ****     /* Enable high performance mode, System frequency up to 168 MHz */
 362:../src/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 361              		.loc 1 362 0
 362 027c 4FF46053 		mov	r3, #14336
 363 0280 C4F20203 		movt	r3, 16386
 364 0284 4FF46052 		mov	r2, #14336
 365 0288 C4F20202 		movt	r2, 16386
 366 028c 126C     		ldr	r2, [r2, #64]
 367 028e 42F08052 		orr	r2, r2, #268435456
 368 0292 1A64     		str	r2, [r3, #64]
 363:../src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_PMODE;  
 369              		.loc 1 363 0
 370 0294 4FF4E043 		mov	r3, #28672
 371 0298 C4F20003 		movt	r3, 16384
 372 029c 4FF4E042 		mov	r2, #28672
 373 02a0 C4F20002 		movt	r2, 16384
 374 02a4 1268     		ldr	r2, [r2, #0]
 375 02a6 42F48042 		orr	r2, r2, #16384
 376 02aa 1A60     		str	r2, [r3, #0]
 364:../src/system_stm32f4xx.c **** 
 365:../src/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 366:../src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 377              		.loc 1 366 0
 378 02ac 4FF46053 		mov	r3, #14336
 379 02b0 C4F20203 		movt	r3, 16386
 380 02b4 4FF46052 		mov	r2, #14336
 381 02b8 C4F20202 		movt	r2, 16386
 382 02bc 9268     		ldr	r2, [r2, #8]
 383 02be 9A60     		str	r2, [r3, #8]
 367:../src/system_stm32f4xx.c ****       
 368:../src/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 369:../src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 384              		.loc 1 369 0
 385 02c0 4FF46053 		mov	r3, #14336
 386 02c4 C4F20203 		movt	r3, 16386
 387 02c8 4FF46052 		mov	r2, #14336
 388 02cc C4F20202 		movt	r2, 16386
 389 02d0 9268     		ldr	r2, [r2, #8]
 390 02d2 42F40042 		orr	r2, r2, #32768
 391 02d6 9A60     		str	r2, [r3, #8]
 370:../src/system_stm32f4xx.c ****     
 371:../src/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 372:../src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 392              		.loc 1 372 0
 393 02d8 4FF46053 		mov	r3, #14336
 394 02dc C4F20203 		movt	r3, 16386
 395 02e0 4FF46052 		mov	r2, #14336
 396 02e4 C4F20202 		movt	r2, 16386
 397 02e8 9268     		ldr	r2, [r2, #8]
 398 02ea 42F4A052 		orr	r2, r2, #5120
 399 02ee 9A60     		str	r2, [r3, #8]
 373:../src/system_stm32f4xx.c **** 
 374:../src/system_stm32f4xx.c ****     /* Configure the main PLL */
 375:../src/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 400              		.loc 1 375 0
 401 02f0 4FF46053 		mov	r3, #14336
 402 02f4 C4F20203 		movt	r3, 16386
 403 02f8 45F20842 		movw	r2, #21512
 404 02fc C0F24072 		movt	r2, 1856
 405 0300 5A60     		str	r2, [r3, #4]
 376:../src/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 377:../src/system_stm32f4xx.c **** 
 378:../src/system_stm32f4xx.c ****     /* Enable the main PLL */
 379:../src/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 406              		.loc 1 379 0
 407 0302 4FF46053 		mov	r3, #14336
 408 0306 C4F20203 		movt	r3, 16386
 409 030a 4FF46052 		mov	r2, #14336
 410 030e C4F20202 		movt	r2, 16386
 411 0312 1268     		ldr	r2, [r2, #0]
 412 0314 42F08072 		orr	r2, r2, #16777216
 413 0318 1A60     		str	r2, [r3, #0]
 380:../src/system_stm32f4xx.c **** 
 381:../src/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 382:../src/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 414              		.loc 1 382 0
 415 031a 00BF     		nop
 416              	.L17:
 417              		.loc 1 382 0 is_stmt 0 discriminator 1
 418 031c 4FF46053 		mov	r3, #14336
 419 0320 C4F20203 		movt	r3, 16386
 420 0324 1B68     		ldr	r3, [r3, #0]
 421 0326 03F00073 		and	r3, r3, #33554432
 422 032a 002B     		cmp	r3, #0
 423 032c F6D0     		beq	.L17
 383:../src/system_stm32f4xx.c ****     {
 384:../src/system_stm32f4xx.c ****     }
 385:../src/system_stm32f4xx.c ****    
 386:../src/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 387:../src/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 424              		.loc 1 387 0 is_stmt 1
 425 032e 4FF47053 		mov	r3, #15360
 426 0332 C4F20203 		movt	r3, 16386
 427 0336 40F20562 		movw	r2, #1541
 428 033a 1A60     		str	r2, [r3, #0]
 388:../src/system_stm32f4xx.c **** 
 389:../src/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 390:../src/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 429              		.loc 1 390 0
 430 033c 4FF46053 		mov	r3, #14336
 431 0340 C4F20203 		movt	r3, 16386
 432 0344 4FF46052 		mov	r2, #14336
 433 0348 C4F20202 		movt	r2, 16386
 434 034c 9268     		ldr	r2, [r2, #8]
 435 034e 22F00302 		bic	r2, r2, #3
 436 0352 9A60     		str	r2, [r3, #8]
 391:../src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 437              		.loc 1 391 0
 438 0354 4FF46053 		mov	r3, #14336
 439 0358 C4F20203 		movt	r3, 16386
 440 035c 4FF46052 		mov	r2, #14336
 441 0360 C4F20202 		movt	r2, 16386
 442 0364 9268     		ldr	r2, [r2, #8]
 443 0366 42F00202 		orr	r2, r2, #2
 444 036a 9A60     		str	r2, [r3, #8]
 392:../src/system_stm32f4xx.c **** 
 393:../src/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 394:../src/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 445              		.loc 1 394 0
 446 036c 00BF     		nop
 447              	.L18:
 448              		.loc 1 394 0 is_stmt 0 discriminator 1
 449 036e 4FF46053 		mov	r3, #14336
 450 0372 C4F20203 		movt	r3, 16386
 451 0376 9B68     		ldr	r3, [r3, #8]
 452 0378 03F00C03 		and	r3, r3, #12
 453 037c 082B     		cmp	r3, #8
 454 037e F6D1     		bne	.L18
 455              	.L11:
 395:../src/system_stm32f4xx.c ****     {
 396:../src/system_stm32f4xx.c ****     }
 397:../src/system_stm32f4xx.c ****   }
 398:../src/system_stm32f4xx.c ****   else
 399:../src/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 400:../src/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 401:../src/system_stm32f4xx.c ****   }
 402:../src/system_stm32f4xx.c **** 
 403:../src/system_stm32f4xx.c **** }
 456              		.loc 1 403 0 is_stmt 1
 457 0380 07F10C07 		add	r7, r7, #12
 458 0384 BD46     		mov	sp, r7
 459 0386 80BC     		pop	{r7}
 460 0388 7047     		bx	lr
 461              		.cfi_endproc
 462              	.LFE112:
 464              	.Letext0:
 465              		.file 2 "c:\\program files (x86)\\codesourcery\\eabi\\bin\\../lib/gcc/arm-none-eabi/4.6.3/../../..
 466              		.file 3 "D:\\Jure\\Projekti\\Git\\AutoPilot\\autopilot_sw\\Libraries\\CMSIS\\Include/core_cm4.h"
 467              		.file 4 "D:\\Jure\\Projekti\\Git\\AutoPilot\\autopilot_sw\\Libraries\\Device\\STM32F4xx\\Include/s
DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f4xx.c
C:\Users\Jure\AppData\Local\Temp\ccWkx9oH.s:23     .data:00000000 SystemCoreClock
C:\Users\Jure\AppData\Local\Temp\ccWkx9oH.s:20     .data:00000000 $d
C:\Users\Jure\AppData\Local\Temp\ccWkx9oH.s:29     .data:00000004 AHBPrescTable
C:\Users\Jure\AppData\Local\Temp\ccWkx9oH.s:47     .text:00000000 $t
C:\Users\Jure\AppData\Local\Temp\ccWkx9oH.s:52     .text:00000000 SystemInit
C:\Users\Jure\AppData\Local\Temp\ccWkx9oH.s:292    .text:00000204 SetSysClock
C:\Users\Jure\AppData\Local\Temp\ccWkx9oH.s:125    .text:00000094 SystemCoreClockUpdate
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
