

================================================================
== Vivado HLS Report for 'buffer_func1_D6'
================================================================
* Date:           Tue Sep  3 11:01:32 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     4.359|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  389|  389|  389|  389|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  387|  387|         5|          1|          1|   384|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    147|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        0|      -|     272|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     272|    254|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_115_p2                  |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten_next_fu_109_p2  |     +    |      0|  0|  15|           9|           1|
    |j_3_fu_143_p2                  |     +    |      0|  0|  15|           5|           1|
    |tmp_25_fu_176_p2               |     +    |      0|  0|  32|          10|          10|
    |tmp_24_fu_167_p2               |     -    |      0|  0|  32|          10|          10|
    |exitcond3_fu_121_p2            |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_flatten_fu_103_p2     |   icmp   |      0|  0|  13|           9|           9|
    |j_mid2_fu_127_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_135_p3           |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 147|          58|          46|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_85_p4  |   9|          2|    5|         10|
    |i_reg_81                   |   9|          2|    5|         10|
    |indvar_flatten_reg_70      |   9|          2|    9|         18|
    |j_reg_92                   |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  75|         16|   27|         56|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |D_input_load_reg_227               |  32|   0|   32|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |exitcond_flatten_reg_186           |   1|   0|    1|          0|
    |i_reg_81                           |   5|   0|    5|          0|
    |indvar_flatten_reg_70              |   9|   0|    9|          0|
    |j_mid2_reg_195                     |   5|   0|    5|          0|
    |j_reg_92                           |   5|   0|    5|          0|
    |tmp_25_reg_212                     |  10|   0|   10|          0|
    |tmp_66_cast_reg_217                |  64|   0|   64|          0|
    |tmp_66_cast_reg_217_pp0_iter3_reg  |  64|   0|   64|          0|
    |tmp_mid2_v_reg_200                 |   5|   0|    5|          0|
    |exitcond_flatten_reg_186           |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 272|  32|  209|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | buffer_func1_D6 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | buffer_func1_D6 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | buffer_func1_D6 | return value |
|ap_done           | out |    1| ap_ctrl_hs | buffer_func1_D6 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | buffer_func1_D6 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | buffer_func1_D6 | return value |
|D_input_address0  | out |    9|  ap_memory |     D_input     |     array    |
|D_input_ce0       | out |    1|  ap_memory |     D_input     |     array    |
|D_input_q0        |  in |   32|  ap_memory |     D_input     |     array    |
|D_mid_address0    | out |    9|  ap_memory |      D_mid      |     array    |
|D_mid_ce0         | out |    1|  ap_memory |      D_mid      |     array    |
|D_mid_we0         | out |    1|  ap_memory |      D_mid      |     array    |
|D_mid_d0          | out |   32|  ap_memory |      D_mid      |     array    |
+------------------+-----+-----+------------+-----------------+--------------+

