#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  1 12:33:57 2024
# Process ID: 8272
# Current directory: D:/vivado/CPU_project-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34944 D:\vivado\CPU_project-master\CPU_project.xpr
# Log file: D:/vivado/CPU_project-master/vivado.log
# Journal file: D:/vivado/CPU_project-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/CPU_project-master/CPU_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/¼û/Desktop/uart_tools/uart_tools/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 833.500 ; gain = 112.418
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/lw_Test.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/Test/uart_tools/lw_Test.coe' provided. It will be converted relative to IP Instance files '../../../../../CPU_project/Test/uart_tools/lw_Test.coe'
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
[Sat Jun  1 13:07:20 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/lw_Test.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_Button.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_4.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_5.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_6.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_7.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_8.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_sw.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_9.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_round.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_14.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump_1.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_sw.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_sw2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_second.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_last.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_last2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib5.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_last.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/light_7seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.light_7seg_tube
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/xsim.dir/Test_IO_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jun  1 13:07:35 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_IO_behav -key {Behavioral:sim_1:Functional:Test_IO} -tclbatch {Test_IO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_IO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_IO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1113.086 ; gain = 11.367
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
add_wave {{/Test_IO/top/decoder_instance/RF/registers[1]}} 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/lw_Test.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/Test/uart_tools/lw_Test.coe' provided. It will be converted relative to IP Instance files '../../../../../CPU_project/Test/uart_tools/lw_Test.coe'
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
[Sat Jun  1 13:10:11 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_wave {{/Test_IO/top/decoder_instance/RF/registers[2]}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/lw_Test.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_Button.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_4.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_5.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_6.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_7.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_8.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_sw.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_9.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_round.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_14.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump_1.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_sw.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_sw2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_second.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_last.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_last2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib5.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_last.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/light_7seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.light_7seg_tube
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.996 ; gain = 20.633
run all
add_wave {{/Test_IO/top/ifetch_instance/clk}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/lw_Test.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_Button.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_4.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_5.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_6.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_7.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_8.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_sw.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_9.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_round.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_14.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump_1.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_sw.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_sw2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_second.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_last.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_last2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib5.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_last.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/light_7seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.light_7seg_tube
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.613 ; gain = 0.000
run all
add_wave {{/Test_IO/top/decoder_instance/rd}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/lw_Test.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_Button.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_4.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_5.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_6.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_7.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_8.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_sw.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_9.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_round.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io_14.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump_1.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_sw.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_sw2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_second.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_last.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib_last2.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_fib5.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_jump3.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_last.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/light_7seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.light_7seg_tube
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.637 ; gain = 0.000
run all
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/¼û/Desktop/uart_tools/uart_tools/SEU_CSE_507_user_uart_bmpg_1.3/component.xml. It will be created.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.207 ; gain = 0.402
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 10:57:14 2024...
