Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun 25 15:30:15 2023
| Host         : DESKTOP-OE2QKLR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mdio_rw_test_control_sets_placed.rpt
| Design       : mdio_rw_test
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              72 |           34 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               9 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------+-----------------------+------------------+----------------+--------------+
|    Clock Signal    |           Enable Signal           |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------------------+-----------------------+------------------+----------------+--------------+
|  dri_clk_BUFG      | u_mdio_dri/op_rd_data[15]_i_1_n_0 | u_mdio_ctrl/sys_rst_n |                1 |              4 |         4.00 |
|  dri_clk_BUFG      | u_mdio_dri/op_code                | u_mdio_ctrl/sys_rst_n |                2 |              5 |         2.50 |
|  sys_clk_IBUF_BUFG |                                   | u_mdio_ctrl/sys_rst_n |                3 |              7 |         2.33 |
|  dri_clk_BUFG      |                                   | u_mdio_ctrl/sys_rst_n |               31 |             65 |         2.10 |
+--------------------+-----------------------------------+-----------------------+------------------+----------------+--------------+


