|Lab2_2
zero <= zero:inst1.zero
InputA[0] => LogicUnit:inst6.InputA[0]
InputA[0] => add_sub:inst.dataa[0]
InputA[0] => Shifter:inst4.SA[0]
InputA[1] => LogicUnit:inst6.InputA[1]
InputA[1] => add_sub:inst.dataa[1]
InputA[1] => Shifter:inst4.SA[1]
InputA[2] => LogicUnit:inst6.InputA[2]
InputA[2] => add_sub:inst.dataa[2]
InputA[2] => Shifter:inst4.SA[2]
InputA[3] => LogicUnit:inst6.InputA[3]
InputA[3] => add_sub:inst.dataa[3]
InputA[3] => Shifter:inst4.SA[3]
InputA[4] => LogicUnit:inst6.InputA[4]
InputA[4] => add_sub:inst.dataa[4]
InputA[4] => Shifter:inst4.SA[4]
InputA[5] => LogicUnit:inst6.InputA[5]
InputA[5] => add_sub:inst.dataa[5]
InputA[6] => LogicUnit:inst6.InputA[6]
InputA[6] => add_sub:inst.dataa[6]
InputA[7] => LogicUnit:inst6.InputA[7]
InputA[7] => add_sub:inst.dataa[7]
InputA[8] => LogicUnit:inst6.InputA[8]
InputA[8] => add_sub:inst.dataa[8]
InputA[9] => LogicUnit:inst6.InputA[9]
InputA[9] => add_sub:inst.dataa[9]
InputA[10] => LogicUnit:inst6.InputA[10]
InputA[10] => add_sub:inst.dataa[10]
InputA[11] => LogicUnit:inst6.InputA[11]
InputA[11] => add_sub:inst.dataa[11]
InputA[12] => LogicUnit:inst6.InputA[12]
InputA[12] => add_sub:inst.dataa[12]
InputA[13] => LogicUnit:inst6.InputA[13]
InputA[13] => add_sub:inst.dataa[13]
InputA[14] => LogicUnit:inst6.InputA[14]
InputA[14] => add_sub:inst.dataa[14]
InputA[15] => LogicUnit:inst6.InputA[15]
InputA[15] => add_sub:inst.dataa[15]
InputA[16] => LogicUnit:inst6.InputA[16]
InputA[16] => add_sub:inst.dataa[16]
InputA[17] => LogicUnit:inst6.InputA[17]
InputA[17] => add_sub:inst.dataa[17]
InputA[18] => LogicUnit:inst6.InputA[18]
InputA[18] => add_sub:inst.dataa[18]
InputA[19] => LogicUnit:inst6.InputA[19]
InputA[19] => add_sub:inst.dataa[19]
InputA[20] => LogicUnit:inst6.InputA[20]
InputA[20] => add_sub:inst.dataa[20]
InputA[21] => LogicUnit:inst6.InputA[21]
InputA[21] => add_sub:inst.dataa[21]
InputA[22] => LogicUnit:inst6.InputA[22]
InputA[22] => add_sub:inst.dataa[22]
InputA[23] => LogicUnit:inst6.InputA[23]
InputA[23] => add_sub:inst.dataa[23]
InputA[24] => LogicUnit:inst6.InputA[24]
InputA[24] => add_sub:inst.dataa[24]
InputA[25] => LogicUnit:inst6.InputA[25]
InputA[25] => add_sub:inst.dataa[25]
InputA[26] => LogicUnit:inst6.InputA[26]
InputA[26] => add_sub:inst.dataa[26]
InputA[27] => LogicUnit:inst6.InputA[27]
InputA[27] => add_sub:inst.dataa[27]
InputA[28] => LogicUnit:inst6.InputA[28]
InputA[28] => add_sub:inst.dataa[28]
InputA[29] => LogicUnit:inst6.InputA[29]
InputA[29] => add_sub:inst.dataa[29]
InputA[30] => LogicUnit:inst6.InputA[30]
InputA[30] => add_sub:inst.dataa[30]
InputA[31] => LogicUnit:inst6.InputA[31]
InputA[31] => add_sub:inst.dataa[31]
InputB[0] => LogicUnit:inst6.InputB[0]
InputB[0] => inst9[0].IN1
InputB[0] => Shifter:inst4.Input[0]
InputB[1] => LogicUnit:inst6.InputB[1]
InputB[1] => inst9[1].IN1
InputB[1] => Shifter:inst4.Input[1]
InputB[2] => LogicUnit:inst6.InputB[2]
InputB[2] => inst9[2].IN1
InputB[2] => Shifter:inst4.Input[2]
InputB[3] => LogicUnit:inst6.InputB[3]
InputB[3] => inst9[3].IN1
InputB[3] => Shifter:inst4.Input[3]
InputB[4] => LogicUnit:inst6.InputB[4]
InputB[4] => inst9[4].IN1
InputB[4] => Shifter:inst4.Input[4]
InputB[5] => LogicUnit:inst6.InputB[5]
InputB[5] => inst9[5].IN1
InputB[5] => Shifter:inst4.Input[5]
InputB[6] => LogicUnit:inst6.InputB[6]
InputB[6] => inst9[6].IN1
InputB[6] => Shifter:inst4.Input[6]
InputB[7] => LogicUnit:inst6.InputB[7]
InputB[7] => inst9[7].IN1
InputB[7] => Shifter:inst4.Input[7]
InputB[8] => LogicUnit:inst6.InputB[8]
InputB[8] => inst9[8].IN1
InputB[8] => Shifter:inst4.Input[8]
InputB[9] => LogicUnit:inst6.InputB[9]
InputB[9] => inst9[9].IN1
InputB[9] => Shifter:inst4.Input[9]
InputB[10] => LogicUnit:inst6.InputB[10]
InputB[10] => inst9[10].IN1
InputB[10] => Shifter:inst4.Input[10]
InputB[11] => LogicUnit:inst6.InputB[11]
InputB[11] => inst9[11].IN1
InputB[11] => Shifter:inst4.Input[11]
InputB[12] => LogicUnit:inst6.InputB[12]
InputB[12] => inst9[12].IN1
InputB[12] => Shifter:inst4.Input[12]
InputB[13] => LogicUnit:inst6.InputB[13]
InputB[13] => inst9[13].IN1
InputB[13] => Shifter:inst4.Input[13]
InputB[14] => LogicUnit:inst6.InputB[14]
InputB[14] => inst9[14].IN1
InputB[14] => Shifter:inst4.Input[14]
InputB[15] => LogicUnit:inst6.InputB[15]
InputB[15] => inst9[15].IN1
InputB[15] => Shifter:inst4.Input[15]
InputB[16] => LogicUnit:inst6.InputB[16]
InputB[16] => inst9[16].IN1
InputB[16] => Shifter:inst4.Input[16]
InputB[17] => LogicUnit:inst6.InputB[17]
InputB[17] => inst9[17].IN1
InputB[17] => Shifter:inst4.Input[17]
InputB[18] => LogicUnit:inst6.InputB[18]
InputB[18] => inst9[18].IN1
InputB[18] => Shifter:inst4.Input[18]
InputB[19] => LogicUnit:inst6.InputB[19]
InputB[19] => inst9[19].IN1
InputB[19] => Shifter:inst4.Input[19]
InputB[20] => LogicUnit:inst6.InputB[20]
InputB[20] => inst9[20].IN1
InputB[20] => Shifter:inst4.Input[20]
InputB[21] => LogicUnit:inst6.InputB[21]
InputB[21] => inst9[21].IN1
InputB[21] => Shifter:inst4.Input[21]
InputB[22] => LogicUnit:inst6.InputB[22]
InputB[22] => inst9[22].IN1
InputB[22] => Shifter:inst4.Input[22]
InputB[23] => LogicUnit:inst6.InputB[23]
InputB[23] => inst9[23].IN1
InputB[23] => Shifter:inst4.Input[23]
InputB[24] => LogicUnit:inst6.InputB[24]
InputB[24] => inst9[24].IN1
InputB[24] => Shifter:inst4.Input[24]
InputB[25] => LogicUnit:inst6.InputB[25]
InputB[25] => inst9[25].IN1
InputB[25] => Shifter:inst4.Input[25]
InputB[26] => LogicUnit:inst6.InputB[26]
InputB[26] => inst9[26].IN1
InputB[26] => Shifter:inst4.Input[26]
InputB[27] => LogicUnit:inst6.InputB[27]
InputB[27] => inst9[27].IN1
InputB[27] => Shifter:inst4.Input[27]
InputB[28] => LogicUnit:inst6.InputB[28]
InputB[28] => inst9[28].IN1
InputB[28] => Shifter:inst4.Input[28]
InputB[29] => LogicUnit:inst6.InputB[29]
InputB[29] => inst9[29].IN1
InputB[29] => Shifter:inst4.Input[29]
InputB[30] => LogicUnit:inst6.InputB[30]
InputB[30] => inst9[30].IN1
InputB[30] => Shifter:inst4.Input[30]
InputB[31] => LogicUnit:inst6.InputB[31]
InputB[31] => inst9[31].IN1
InputB[31] => Shifter:inst4.Input[31]
LogOp[0] => LogicUnit:inst6.LogOp[0]
LogOp[1] => LogicUnit:inst6.LogOp[1]
Change => add_sub:inst.cin
Change => inst9[31].IN0
Change => inst9[30].IN0
Change => inst9[29].IN0
Change => inst9[28].IN0
Change => inst9[27].IN0
Change => inst9[26].IN0
Change => inst9[25].IN0
Change => inst9[24].IN0
Change => inst9[23].IN0
Change => inst9[22].IN0
Change => inst9[21].IN0
Change => inst9[20].IN0
Change => inst9[19].IN0
Change => inst9[18].IN0
Change => inst9[17].IN0
Change => inst9[16].IN0
Change => inst9[15].IN0
Change => inst9[14].IN0
Change => inst9[13].IN0
Change => inst9[12].IN0
Change => inst9[11].IN0
Change => inst9[10].IN0
Change => inst9[9].IN0
Change => inst9[8].IN0
Change => inst9[7].IN0
Change => inst9[6].IN0
Change => inst9[5].IN0
Change => inst9[4].IN0
Change => inst9[3].IN0
Change => inst9[2].IN0
Change => inst9[1].IN0
Change => inst9[0].IN0
SLL => Shifter:inst4.SLL
ShiftOp[0] => Shifter:inst4.ShiftOp[0]
ShiftOp[1] => Shifter:inst4.ShiftOp[1]
selectOP[0] => muxF:inst5.sel[0]
selectOP[1] => muxF:inst5.sel[1]
overflow <= add_sub:inst.overflow
OUT[0] <= muxF:inst5.result[0]
OUT[1] <= muxF:inst5.result[1]
OUT[2] <= muxF:inst5.result[2]
OUT[3] <= muxF:inst5.result[3]
OUT[4] <= muxF:inst5.result[4]
OUT[5] <= muxF:inst5.result[5]
OUT[6] <= muxF:inst5.result[6]
OUT[7] <= muxF:inst5.result[7]
OUT[8] <= muxF:inst5.result[8]
OUT[9] <= muxF:inst5.result[9]
OUT[10] <= muxF:inst5.result[10]
OUT[11] <= muxF:inst5.result[11]
OUT[12] <= muxF:inst5.result[12]
OUT[13] <= muxF:inst5.result[13]
OUT[14] <= muxF:inst5.result[14]
OUT[15] <= muxF:inst5.result[15]
OUT[16] <= muxF:inst5.result[16]
OUT[17] <= muxF:inst5.result[17]
OUT[18] <= muxF:inst5.result[18]
OUT[19] <= muxF:inst5.result[19]
OUT[20] <= muxF:inst5.result[20]
OUT[21] <= muxF:inst5.result[21]
OUT[22] <= muxF:inst5.result[22]
OUT[23] <= muxF:inst5.result[23]
OUT[24] <= muxF:inst5.result[24]
OUT[25] <= muxF:inst5.result[25]
OUT[26] <= muxF:inst5.result[26]
OUT[27] <= muxF:inst5.result[27]
OUT[28] <= muxF:inst5.result[28]
OUT[29] <= muxF:inst5.result[29]
OUT[30] <= muxF:inst5.result[30]
OUT[31] <= muxF:inst5.result[31]


|Lab2_2|zero:inst1
zero <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Input[0] => inst.IN0
Input[1] => inst.IN2
Input[2] => inst.IN1
Input[3] => inst.IN3
Input[4] => inst.IN5
Input[5] => inst.IN4
Input[6] => inst.IN6
Input[7] => inst.IN7
Input[8] => inst4.IN0
Input[9] => inst4.IN2
Input[10] => inst4.IN1
Input[11] => inst4.IN3
Input[12] => inst4.IN5
Input[13] => inst4.IN4
Input[14] => inst4.IN6
Input[15] => inst4.IN7
Input[16] => inst5.IN0
Input[17] => inst5.IN2
Input[18] => inst5.IN1
Input[19] => inst5.IN3
Input[20] => inst5.IN5
Input[21] => inst5.IN4
Input[22] => inst5.IN6
Input[23] => inst5.IN7
Input[24] => inst6.IN0
Input[25] => inst6.IN2
Input[26] => inst6.IN1
Input[27] => inst6.IN3
Input[28] => inst6.IN5
Input[29] => inst6.IN4
Input[30] => inst6.IN6
Input[31] => inst6.IN7


|Lab2_2|muxF:inst5
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data1x[0] => sub_wire1[32].IN1
data1x[1] => sub_wire1[33].IN1
data1x[2] => sub_wire1[34].IN1
data1x[3] => sub_wire1[35].IN1
data1x[4] => sub_wire1[36].IN1
data1x[5] => sub_wire1[37].IN1
data1x[6] => sub_wire1[38].IN1
data1x[7] => sub_wire1[39].IN1
data1x[8] => sub_wire1[40].IN1
data1x[9] => sub_wire1[41].IN1
data1x[10] => sub_wire1[42].IN1
data1x[11] => sub_wire1[43].IN1
data1x[12] => sub_wire1[44].IN1
data1x[13] => sub_wire1[45].IN1
data1x[14] => sub_wire1[46].IN1
data1x[15] => sub_wire1[47].IN1
data1x[16] => sub_wire1[48].IN1
data1x[17] => sub_wire1[49].IN1
data1x[18] => sub_wire1[50].IN1
data1x[19] => sub_wire1[51].IN1
data1x[20] => sub_wire1[52].IN1
data1x[21] => sub_wire1[53].IN1
data1x[22] => sub_wire1[54].IN1
data1x[23] => sub_wire1[55].IN1
data1x[24] => sub_wire1[56].IN1
data1x[25] => sub_wire1[57].IN1
data1x[26] => sub_wire1[58].IN1
data1x[27] => sub_wire1[59].IN1
data1x[28] => sub_wire1[60].IN1
data1x[29] => sub_wire1[61].IN1
data1x[30] => sub_wire1[62].IN1
data1x[31] => sub_wire1[63].IN1
data2x[0] => sub_wire1[64].IN1
data2x[1] => sub_wire1[65].IN1
data2x[2] => sub_wire1[66].IN1
data2x[3] => sub_wire1[67].IN1
data2x[4] => sub_wire1[68].IN1
data2x[5] => sub_wire1[69].IN1
data2x[6] => sub_wire1[70].IN1
data2x[7] => sub_wire1[71].IN1
data2x[8] => sub_wire1[72].IN1
data2x[9] => sub_wire1[73].IN1
data2x[10] => sub_wire1[74].IN1
data2x[11] => sub_wire1[75].IN1
data2x[12] => sub_wire1[76].IN1
data2x[13] => sub_wire1[77].IN1
data2x[14] => sub_wire1[78].IN1
data2x[15] => sub_wire1[79].IN1
data2x[16] => sub_wire1[80].IN1
data2x[17] => sub_wire1[81].IN1
data2x[18] => sub_wire1[82].IN1
data2x[19] => sub_wire1[83].IN1
data2x[20] => sub_wire1[84].IN1
data2x[21] => sub_wire1[85].IN1
data2x[22] => sub_wire1[86].IN1
data2x[23] => sub_wire1[87].IN1
data2x[24] => sub_wire1[88].IN1
data2x[25] => sub_wire1[89].IN1
data2x[26] => sub_wire1[90].IN1
data2x[27] => sub_wire1[91].IN1
data2x[28] => sub_wire1[92].IN1
data2x[29] => sub_wire1[93].IN1
data2x[30] => sub_wire1[94].IN1
data2x[31] => sub_wire1[95].IN1
data3x[0] => sub_wire1[96].IN1
data3x[1] => sub_wire1[97].IN1
data3x[2] => sub_wire1[98].IN1
data3x[3] => sub_wire1[99].IN1
data3x[4] => sub_wire1[100].IN1
data3x[5] => sub_wire1[101].IN1
data3x[6] => sub_wire1[102].IN1
data3x[7] => sub_wire1[103].IN1
data3x[8] => sub_wire1[104].IN1
data3x[9] => sub_wire1[105].IN1
data3x[10] => sub_wire1[106].IN1
data3x[11] => sub_wire1[107].IN1
data3x[12] => sub_wire1[108].IN1
data3x[13] => sub_wire1[109].IN1
data3x[14] => sub_wire1[110].IN1
data3x[15] => sub_wire1[111].IN1
data3x[16] => sub_wire1[112].IN1
data3x[17] => sub_wire1[113].IN1
data3x[18] => sub_wire1[114].IN1
data3x[19] => sub_wire1[115].IN1
data3x[20] => sub_wire1[116].IN1
data3x[21] => sub_wire1[117].IN1
data3x[22] => sub_wire1[118].IN1
data3x[23] => sub_wire1[119].IN1
data3x[24] => sub_wire1[120].IN1
data3x[25] => sub_wire1[121].IN1
data3x[26] => sub_wire1[122].IN1
data3x[27] => sub_wire1[123].IN1
data3x[28] => sub_wire1[124].IN1
data3x[29] => sub_wire1[125].IN1
data3x[30] => sub_wire1[126].IN1
data3x[31] => sub_wire1[127].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|Lab2_2|muxF:inst5|lpm_mux:LPM_MUX_component
data[0][0] => mux_glc:auto_generated.data[0]
data[0][1] => mux_glc:auto_generated.data[1]
data[0][2] => mux_glc:auto_generated.data[2]
data[0][3] => mux_glc:auto_generated.data[3]
data[0][4] => mux_glc:auto_generated.data[4]
data[0][5] => mux_glc:auto_generated.data[5]
data[0][6] => mux_glc:auto_generated.data[6]
data[0][7] => mux_glc:auto_generated.data[7]
data[0][8] => mux_glc:auto_generated.data[8]
data[0][9] => mux_glc:auto_generated.data[9]
data[0][10] => mux_glc:auto_generated.data[10]
data[0][11] => mux_glc:auto_generated.data[11]
data[0][12] => mux_glc:auto_generated.data[12]
data[0][13] => mux_glc:auto_generated.data[13]
data[0][14] => mux_glc:auto_generated.data[14]
data[0][15] => mux_glc:auto_generated.data[15]
data[0][16] => mux_glc:auto_generated.data[16]
data[0][17] => mux_glc:auto_generated.data[17]
data[0][18] => mux_glc:auto_generated.data[18]
data[0][19] => mux_glc:auto_generated.data[19]
data[0][20] => mux_glc:auto_generated.data[20]
data[0][21] => mux_glc:auto_generated.data[21]
data[0][22] => mux_glc:auto_generated.data[22]
data[0][23] => mux_glc:auto_generated.data[23]
data[0][24] => mux_glc:auto_generated.data[24]
data[0][25] => mux_glc:auto_generated.data[25]
data[0][26] => mux_glc:auto_generated.data[26]
data[0][27] => mux_glc:auto_generated.data[27]
data[0][28] => mux_glc:auto_generated.data[28]
data[0][29] => mux_glc:auto_generated.data[29]
data[0][30] => mux_glc:auto_generated.data[30]
data[0][31] => mux_glc:auto_generated.data[31]
data[1][0] => mux_glc:auto_generated.data[32]
data[1][1] => mux_glc:auto_generated.data[33]
data[1][2] => mux_glc:auto_generated.data[34]
data[1][3] => mux_glc:auto_generated.data[35]
data[1][4] => mux_glc:auto_generated.data[36]
data[1][5] => mux_glc:auto_generated.data[37]
data[1][6] => mux_glc:auto_generated.data[38]
data[1][7] => mux_glc:auto_generated.data[39]
data[1][8] => mux_glc:auto_generated.data[40]
data[1][9] => mux_glc:auto_generated.data[41]
data[1][10] => mux_glc:auto_generated.data[42]
data[1][11] => mux_glc:auto_generated.data[43]
data[1][12] => mux_glc:auto_generated.data[44]
data[1][13] => mux_glc:auto_generated.data[45]
data[1][14] => mux_glc:auto_generated.data[46]
data[1][15] => mux_glc:auto_generated.data[47]
data[1][16] => mux_glc:auto_generated.data[48]
data[1][17] => mux_glc:auto_generated.data[49]
data[1][18] => mux_glc:auto_generated.data[50]
data[1][19] => mux_glc:auto_generated.data[51]
data[1][20] => mux_glc:auto_generated.data[52]
data[1][21] => mux_glc:auto_generated.data[53]
data[1][22] => mux_glc:auto_generated.data[54]
data[1][23] => mux_glc:auto_generated.data[55]
data[1][24] => mux_glc:auto_generated.data[56]
data[1][25] => mux_glc:auto_generated.data[57]
data[1][26] => mux_glc:auto_generated.data[58]
data[1][27] => mux_glc:auto_generated.data[59]
data[1][28] => mux_glc:auto_generated.data[60]
data[1][29] => mux_glc:auto_generated.data[61]
data[1][30] => mux_glc:auto_generated.data[62]
data[1][31] => mux_glc:auto_generated.data[63]
data[2][0] => mux_glc:auto_generated.data[64]
data[2][1] => mux_glc:auto_generated.data[65]
data[2][2] => mux_glc:auto_generated.data[66]
data[2][3] => mux_glc:auto_generated.data[67]
data[2][4] => mux_glc:auto_generated.data[68]
data[2][5] => mux_glc:auto_generated.data[69]
data[2][6] => mux_glc:auto_generated.data[70]
data[2][7] => mux_glc:auto_generated.data[71]
data[2][8] => mux_glc:auto_generated.data[72]
data[2][9] => mux_glc:auto_generated.data[73]
data[2][10] => mux_glc:auto_generated.data[74]
data[2][11] => mux_glc:auto_generated.data[75]
data[2][12] => mux_glc:auto_generated.data[76]
data[2][13] => mux_glc:auto_generated.data[77]
data[2][14] => mux_glc:auto_generated.data[78]
data[2][15] => mux_glc:auto_generated.data[79]
data[2][16] => mux_glc:auto_generated.data[80]
data[2][17] => mux_glc:auto_generated.data[81]
data[2][18] => mux_glc:auto_generated.data[82]
data[2][19] => mux_glc:auto_generated.data[83]
data[2][20] => mux_glc:auto_generated.data[84]
data[2][21] => mux_glc:auto_generated.data[85]
data[2][22] => mux_glc:auto_generated.data[86]
data[2][23] => mux_glc:auto_generated.data[87]
data[2][24] => mux_glc:auto_generated.data[88]
data[2][25] => mux_glc:auto_generated.data[89]
data[2][26] => mux_glc:auto_generated.data[90]
data[2][27] => mux_glc:auto_generated.data[91]
data[2][28] => mux_glc:auto_generated.data[92]
data[2][29] => mux_glc:auto_generated.data[93]
data[2][30] => mux_glc:auto_generated.data[94]
data[2][31] => mux_glc:auto_generated.data[95]
data[3][0] => mux_glc:auto_generated.data[96]
data[3][1] => mux_glc:auto_generated.data[97]
data[3][2] => mux_glc:auto_generated.data[98]
data[3][3] => mux_glc:auto_generated.data[99]
data[3][4] => mux_glc:auto_generated.data[100]
data[3][5] => mux_glc:auto_generated.data[101]
data[3][6] => mux_glc:auto_generated.data[102]
data[3][7] => mux_glc:auto_generated.data[103]
data[3][8] => mux_glc:auto_generated.data[104]
data[3][9] => mux_glc:auto_generated.data[105]
data[3][10] => mux_glc:auto_generated.data[106]
data[3][11] => mux_glc:auto_generated.data[107]
data[3][12] => mux_glc:auto_generated.data[108]
data[3][13] => mux_glc:auto_generated.data[109]
data[3][14] => mux_glc:auto_generated.data[110]
data[3][15] => mux_glc:auto_generated.data[111]
data[3][16] => mux_glc:auto_generated.data[112]
data[3][17] => mux_glc:auto_generated.data[113]
data[3][18] => mux_glc:auto_generated.data[114]
data[3][19] => mux_glc:auto_generated.data[115]
data[3][20] => mux_glc:auto_generated.data[116]
data[3][21] => mux_glc:auto_generated.data[117]
data[3][22] => mux_glc:auto_generated.data[118]
data[3][23] => mux_glc:auto_generated.data[119]
data[3][24] => mux_glc:auto_generated.data[120]
data[3][25] => mux_glc:auto_generated.data[121]
data[3][26] => mux_glc:auto_generated.data[122]
data[3][27] => mux_glc:auto_generated.data[123]
data[3][28] => mux_glc:auto_generated.data[124]
data[3][29] => mux_glc:auto_generated.data[125]
data[3][30] => mux_glc:auto_generated.data[126]
data[3][31] => mux_glc:auto_generated.data[127]
sel[0] => mux_glc:auto_generated.sel[0]
sel[1] => mux_glc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_glc:auto_generated.result[0]
result[1] <= mux_glc:auto_generated.result[1]
result[2] <= mux_glc:auto_generated.result[2]
result[3] <= mux_glc:auto_generated.result[3]
result[4] <= mux_glc:auto_generated.result[4]
result[5] <= mux_glc:auto_generated.result[5]
result[6] <= mux_glc:auto_generated.result[6]
result[7] <= mux_glc:auto_generated.result[7]
result[8] <= mux_glc:auto_generated.result[8]
result[9] <= mux_glc:auto_generated.result[9]
result[10] <= mux_glc:auto_generated.result[10]
result[11] <= mux_glc:auto_generated.result[11]
result[12] <= mux_glc:auto_generated.result[12]
result[13] <= mux_glc:auto_generated.result[13]
result[14] <= mux_glc:auto_generated.result[14]
result[15] <= mux_glc:auto_generated.result[15]
result[16] <= mux_glc:auto_generated.result[16]
result[17] <= mux_glc:auto_generated.result[17]
result[18] <= mux_glc:auto_generated.result[18]
result[19] <= mux_glc:auto_generated.result[19]
result[20] <= mux_glc:auto_generated.result[20]
result[21] <= mux_glc:auto_generated.result[21]
result[22] <= mux_glc:auto_generated.result[22]
result[23] <= mux_glc:auto_generated.result[23]
result[24] <= mux_glc:auto_generated.result[24]
result[25] <= mux_glc:auto_generated.result[25]
result[26] <= mux_glc:auto_generated.result[26]
result[27] <= mux_glc:auto_generated.result[27]
result[28] <= mux_glc:auto_generated.result[28]
result[29] <= mux_glc:auto_generated.result[29]
result[30] <= mux_glc:auto_generated.result[30]
result[31] <= mux_glc:auto_generated.result[31]


|Lab2_2|muxF:inst5|lpm_mux:LPM_MUX_component|mux_glc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
data[64] => l1_w0_n1_mux_dataout.IN1
data[65] => l1_w1_n1_mux_dataout.IN1
data[66] => l1_w2_n1_mux_dataout.IN1
data[67] => l1_w3_n1_mux_dataout.IN1
data[68] => l1_w4_n1_mux_dataout.IN1
data[69] => l1_w5_n1_mux_dataout.IN1
data[70] => l1_w6_n1_mux_dataout.IN1
data[71] => l1_w7_n1_mux_dataout.IN1
data[72] => l1_w8_n1_mux_dataout.IN1
data[73] => l1_w9_n1_mux_dataout.IN1
data[74] => l1_w10_n1_mux_dataout.IN1
data[75] => l1_w11_n1_mux_dataout.IN1
data[76] => l1_w12_n1_mux_dataout.IN1
data[77] => l1_w13_n1_mux_dataout.IN1
data[78] => l1_w14_n1_mux_dataout.IN1
data[79] => l1_w15_n1_mux_dataout.IN1
data[80] => l1_w16_n1_mux_dataout.IN1
data[81] => l1_w17_n1_mux_dataout.IN1
data[82] => l1_w18_n1_mux_dataout.IN1
data[83] => l1_w19_n1_mux_dataout.IN1
data[84] => l1_w20_n1_mux_dataout.IN1
data[85] => l1_w21_n1_mux_dataout.IN1
data[86] => l1_w22_n1_mux_dataout.IN1
data[87] => l1_w23_n1_mux_dataout.IN1
data[88] => l1_w24_n1_mux_dataout.IN1
data[89] => l1_w25_n1_mux_dataout.IN1
data[90] => l1_w26_n1_mux_dataout.IN1
data[91] => l1_w27_n1_mux_dataout.IN1
data[92] => l1_w28_n1_mux_dataout.IN1
data[93] => l1_w29_n1_mux_dataout.IN1
data[94] => l1_w30_n1_mux_dataout.IN1
data[95] => l1_w31_n1_mux_dataout.IN1
data[96] => l1_w0_n1_mux_dataout.IN1
data[97] => l1_w1_n1_mux_dataout.IN1
data[98] => l1_w2_n1_mux_dataout.IN1
data[99] => l1_w3_n1_mux_dataout.IN1
data[100] => l1_w4_n1_mux_dataout.IN1
data[101] => l1_w5_n1_mux_dataout.IN1
data[102] => l1_w6_n1_mux_dataout.IN1
data[103] => l1_w7_n1_mux_dataout.IN1
data[104] => l1_w8_n1_mux_dataout.IN1
data[105] => l1_w9_n1_mux_dataout.IN1
data[106] => l1_w10_n1_mux_dataout.IN1
data[107] => l1_w11_n1_mux_dataout.IN1
data[108] => l1_w12_n1_mux_dataout.IN1
data[109] => l1_w13_n1_mux_dataout.IN1
data[110] => l1_w14_n1_mux_dataout.IN1
data[111] => l1_w15_n1_mux_dataout.IN1
data[112] => l1_w16_n1_mux_dataout.IN1
data[113] => l1_w17_n1_mux_dataout.IN1
data[114] => l1_w18_n1_mux_dataout.IN1
data[115] => l1_w19_n1_mux_dataout.IN1
data[116] => l1_w20_n1_mux_dataout.IN1
data[117] => l1_w21_n1_mux_dataout.IN1
data[118] => l1_w22_n1_mux_dataout.IN1
data[119] => l1_w23_n1_mux_dataout.IN1
data[120] => l1_w24_n1_mux_dataout.IN1
data[121] => l1_w25_n1_mux_dataout.IN1
data[122] => l1_w26_n1_mux_dataout.IN1
data[123] => l1_w27_n1_mux_dataout.IN1
data[124] => l1_w28_n1_mux_dataout.IN1
data[125] => l1_w29_n1_mux_dataout.IN1
data[126] => l1_w30_n1_mux_dataout.IN1
data[127] => l1_w31_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l2_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l2_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l2_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l2_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l2_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l2_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l2_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l2_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l2_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l2_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l2_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l2_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l2_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l2_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l2_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|Lab2_2|LogicUnit:inst6
rezult[0] <= muxLU:inst.result[0]
rezult[1] <= muxLU:inst.result[1]
rezult[2] <= muxLU:inst.result[2]
rezult[3] <= muxLU:inst.result[3]
rezult[4] <= muxLU:inst.result[4]
rezult[5] <= muxLU:inst.result[5]
rezult[6] <= muxLU:inst.result[6]
rezult[7] <= muxLU:inst.result[7]
rezult[8] <= muxLU:inst.result[8]
rezult[9] <= muxLU:inst.result[9]
rezult[10] <= muxLU:inst.result[10]
rezult[11] <= muxLU:inst.result[11]
rezult[12] <= muxLU:inst.result[12]
rezult[13] <= muxLU:inst.result[13]
rezult[14] <= muxLU:inst.result[14]
rezult[15] <= muxLU:inst.result[15]
rezult[16] <= muxLU:inst.result[16]
rezult[17] <= muxLU:inst.result[17]
rezult[18] <= muxLU:inst.result[18]
rezult[19] <= muxLU:inst.result[19]
rezult[20] <= muxLU:inst.result[20]
rezult[21] <= muxLU:inst.result[21]
rezult[22] <= muxLU:inst.result[22]
rezult[23] <= muxLU:inst.result[23]
rezult[24] <= muxLU:inst.result[24]
rezult[25] <= muxLU:inst.result[25]
rezult[26] <= muxLU:inst.result[26]
rezult[27] <= muxLU:inst.result[27]
rezult[28] <= muxLU:inst.result[28]
rezult[29] <= muxLU:inst.result[29]
rezult[30] <= muxLU:inst.result[30]
rezult[31] <= muxLU:inst.result[31]
InputB[0] => LPM_XOR:inst3.data[1][0]
InputB[0] => LPM_OR:inst5.data[1][0]
InputB[0] => LPM_AND:inst12.data[1][0]
InputB[1] => LPM_XOR:inst3.data[1][1]
InputB[1] => LPM_OR:inst5.data[1][1]
InputB[1] => LPM_AND:inst12.data[1][1]
InputB[2] => LPM_XOR:inst3.data[1][2]
InputB[2] => LPM_OR:inst5.data[1][2]
InputB[2] => LPM_AND:inst12.data[1][2]
InputB[3] => LPM_XOR:inst3.data[1][3]
InputB[3] => LPM_OR:inst5.data[1][3]
InputB[3] => LPM_AND:inst12.data[1][3]
InputB[4] => LPM_XOR:inst3.data[1][4]
InputB[4] => LPM_OR:inst5.data[1][4]
InputB[4] => LPM_AND:inst12.data[1][4]
InputB[5] => LPM_XOR:inst3.data[1][5]
InputB[5] => LPM_OR:inst5.data[1][5]
InputB[5] => LPM_AND:inst12.data[1][5]
InputB[6] => LPM_XOR:inst3.data[1][6]
InputB[6] => LPM_OR:inst5.data[1][6]
InputB[6] => LPM_AND:inst12.data[1][6]
InputB[7] => LPM_XOR:inst3.data[1][7]
InputB[7] => LPM_OR:inst5.data[1][7]
InputB[7] => LPM_AND:inst12.data[1][7]
InputB[8] => LPM_XOR:inst3.data[1][8]
InputB[8] => LPM_OR:inst5.data[1][8]
InputB[8] => LPM_AND:inst12.data[1][8]
InputB[9] => LPM_XOR:inst3.data[1][9]
InputB[9] => LPM_OR:inst5.data[1][9]
InputB[9] => LPM_AND:inst12.data[1][9]
InputB[10] => LPM_XOR:inst3.data[1][10]
InputB[10] => LPM_OR:inst5.data[1][10]
InputB[10] => LPM_AND:inst12.data[1][10]
InputB[11] => LPM_XOR:inst3.data[1][11]
InputB[11] => LPM_OR:inst5.data[1][11]
InputB[11] => LPM_AND:inst12.data[1][11]
InputB[12] => LPM_XOR:inst3.data[1][12]
InputB[12] => LPM_OR:inst5.data[1][12]
InputB[12] => LPM_AND:inst12.data[1][12]
InputB[13] => LPM_XOR:inst3.data[1][13]
InputB[13] => LPM_OR:inst5.data[1][13]
InputB[13] => LPM_AND:inst12.data[1][13]
InputB[14] => LPM_XOR:inst3.data[1][14]
InputB[14] => LPM_OR:inst5.data[1][14]
InputB[14] => LPM_AND:inst12.data[1][14]
InputB[15] => LPM_XOR:inst3.data[1][15]
InputB[15] => LPM_OR:inst5.data[1][15]
InputB[15] => LPM_AND:inst12.data[1][15]
InputB[16] => LPM_XOR:inst3.data[1][16]
InputB[16] => LPM_OR:inst5.data[1][16]
InputB[16] => LPM_AND:inst12.data[1][16]
InputB[17] => LPM_XOR:inst3.data[1][17]
InputB[17] => LPM_OR:inst5.data[1][17]
InputB[17] => LPM_AND:inst12.data[1][17]
InputB[18] => LPM_XOR:inst3.data[1][18]
InputB[18] => LPM_OR:inst5.data[1][18]
InputB[18] => LPM_AND:inst12.data[1][18]
InputB[19] => LPM_XOR:inst3.data[1][19]
InputB[19] => LPM_OR:inst5.data[1][19]
InputB[19] => LPM_AND:inst12.data[1][19]
InputB[20] => LPM_XOR:inst3.data[1][20]
InputB[20] => LPM_OR:inst5.data[1][20]
InputB[20] => LPM_AND:inst12.data[1][20]
InputB[21] => LPM_XOR:inst3.data[1][21]
InputB[21] => LPM_OR:inst5.data[1][21]
InputB[21] => LPM_AND:inst12.data[1][21]
InputB[22] => LPM_XOR:inst3.data[1][22]
InputB[22] => LPM_OR:inst5.data[1][22]
InputB[22] => LPM_AND:inst12.data[1][22]
InputB[23] => LPM_XOR:inst3.data[1][23]
InputB[23] => LPM_OR:inst5.data[1][23]
InputB[23] => LPM_AND:inst12.data[1][23]
InputB[24] => LPM_XOR:inst3.data[1][24]
InputB[24] => LPM_OR:inst5.data[1][24]
InputB[24] => LPM_AND:inst12.data[1][24]
InputB[25] => LPM_XOR:inst3.data[1][25]
InputB[25] => LPM_OR:inst5.data[1][25]
InputB[25] => LPM_AND:inst12.data[1][25]
InputB[26] => LPM_XOR:inst3.data[1][26]
InputB[26] => LPM_OR:inst5.data[1][26]
InputB[26] => LPM_AND:inst12.data[1][26]
InputB[27] => LPM_XOR:inst3.data[1][27]
InputB[27] => LPM_OR:inst5.data[1][27]
InputB[27] => LPM_AND:inst12.data[1][27]
InputB[28] => LPM_XOR:inst3.data[1][28]
InputB[28] => LPM_OR:inst5.data[1][28]
InputB[28] => LPM_AND:inst12.data[1][28]
InputB[29] => LPM_XOR:inst3.data[1][29]
InputB[29] => LPM_OR:inst5.data[1][29]
InputB[29] => LPM_AND:inst12.data[1][29]
InputB[30] => LPM_XOR:inst3.data[1][30]
InputB[30] => LPM_OR:inst5.data[1][30]
InputB[30] => LPM_AND:inst12.data[1][30]
InputB[31] => LPM_XOR:inst3.data[1][31]
InputB[31] => LPM_OR:inst5.data[1][31]
InputB[31] => LPM_AND:inst12.data[1][31]
InputA[0] => LPM_XOR:inst3.data[0][0]
InputA[0] => LPM_OR:inst5.data[0][0]
InputA[0] => LPM_AND:inst12.data[0][0]
InputA[1] => LPM_XOR:inst3.data[0][1]
InputA[1] => LPM_OR:inst5.data[0][1]
InputA[1] => LPM_AND:inst12.data[0][1]
InputA[2] => LPM_XOR:inst3.data[0][2]
InputA[2] => LPM_OR:inst5.data[0][2]
InputA[2] => LPM_AND:inst12.data[0][2]
InputA[3] => LPM_XOR:inst3.data[0][3]
InputA[3] => LPM_OR:inst5.data[0][3]
InputA[3] => LPM_AND:inst12.data[0][3]
InputA[4] => LPM_XOR:inst3.data[0][4]
InputA[4] => LPM_OR:inst5.data[0][4]
InputA[4] => LPM_AND:inst12.data[0][4]
InputA[5] => LPM_XOR:inst3.data[0][5]
InputA[5] => LPM_OR:inst5.data[0][5]
InputA[5] => LPM_AND:inst12.data[0][5]
InputA[6] => LPM_XOR:inst3.data[0][6]
InputA[6] => LPM_OR:inst5.data[0][6]
InputA[6] => LPM_AND:inst12.data[0][6]
InputA[7] => LPM_XOR:inst3.data[0][7]
InputA[7] => LPM_OR:inst5.data[0][7]
InputA[7] => LPM_AND:inst12.data[0][7]
InputA[8] => LPM_XOR:inst3.data[0][8]
InputA[8] => LPM_OR:inst5.data[0][8]
InputA[8] => LPM_AND:inst12.data[0][8]
InputA[9] => LPM_XOR:inst3.data[0][9]
InputA[9] => LPM_OR:inst5.data[0][9]
InputA[9] => LPM_AND:inst12.data[0][9]
InputA[10] => LPM_XOR:inst3.data[0][10]
InputA[10] => LPM_OR:inst5.data[0][10]
InputA[10] => LPM_AND:inst12.data[0][10]
InputA[11] => LPM_XOR:inst3.data[0][11]
InputA[11] => LPM_OR:inst5.data[0][11]
InputA[11] => LPM_AND:inst12.data[0][11]
InputA[12] => LPM_XOR:inst3.data[0][12]
InputA[12] => LPM_OR:inst5.data[0][12]
InputA[12] => LPM_AND:inst12.data[0][12]
InputA[13] => LPM_XOR:inst3.data[0][13]
InputA[13] => LPM_OR:inst5.data[0][13]
InputA[13] => LPM_AND:inst12.data[0][13]
InputA[14] => LPM_XOR:inst3.data[0][14]
InputA[14] => LPM_OR:inst5.data[0][14]
InputA[14] => LPM_AND:inst12.data[0][14]
InputA[15] => LPM_XOR:inst3.data[0][15]
InputA[15] => LPM_OR:inst5.data[0][15]
InputA[15] => LPM_AND:inst12.data[0][15]
InputA[16] => LPM_XOR:inst3.data[0][16]
InputA[16] => LPM_OR:inst5.data[0][16]
InputA[16] => LPM_AND:inst12.data[0][16]
InputA[17] => LPM_XOR:inst3.data[0][17]
InputA[17] => LPM_OR:inst5.data[0][17]
InputA[17] => LPM_AND:inst12.data[0][17]
InputA[18] => LPM_XOR:inst3.data[0][18]
InputA[18] => LPM_OR:inst5.data[0][18]
InputA[18] => LPM_AND:inst12.data[0][18]
InputA[19] => LPM_XOR:inst3.data[0][19]
InputA[19] => LPM_OR:inst5.data[0][19]
InputA[19] => LPM_AND:inst12.data[0][19]
InputA[20] => LPM_XOR:inst3.data[0][20]
InputA[20] => LPM_OR:inst5.data[0][20]
InputA[20] => LPM_AND:inst12.data[0][20]
InputA[21] => LPM_XOR:inst3.data[0][21]
InputA[21] => LPM_OR:inst5.data[0][21]
InputA[21] => LPM_AND:inst12.data[0][21]
InputA[22] => LPM_XOR:inst3.data[0][22]
InputA[22] => LPM_OR:inst5.data[0][22]
InputA[22] => LPM_AND:inst12.data[0][22]
InputA[23] => LPM_XOR:inst3.data[0][23]
InputA[23] => LPM_OR:inst5.data[0][23]
InputA[23] => LPM_AND:inst12.data[0][23]
InputA[24] => LPM_XOR:inst3.data[0][24]
InputA[24] => LPM_OR:inst5.data[0][24]
InputA[24] => LPM_AND:inst12.data[0][24]
InputA[25] => LPM_XOR:inst3.data[0][25]
InputA[25] => LPM_OR:inst5.data[0][25]
InputA[25] => LPM_AND:inst12.data[0][25]
InputA[26] => LPM_XOR:inst3.data[0][26]
InputA[26] => LPM_OR:inst5.data[0][26]
InputA[26] => LPM_AND:inst12.data[0][26]
InputA[27] => LPM_XOR:inst3.data[0][27]
InputA[27] => LPM_OR:inst5.data[0][27]
InputA[27] => LPM_AND:inst12.data[0][27]
InputA[28] => LPM_XOR:inst3.data[0][28]
InputA[28] => LPM_OR:inst5.data[0][28]
InputA[28] => LPM_AND:inst12.data[0][28]
InputA[29] => LPM_XOR:inst3.data[0][29]
InputA[29] => LPM_OR:inst5.data[0][29]
InputA[29] => LPM_AND:inst12.data[0][29]
InputA[30] => LPM_XOR:inst3.data[0][30]
InputA[30] => LPM_OR:inst5.data[0][30]
InputA[30] => LPM_AND:inst12.data[0][30]
InputA[31] => LPM_XOR:inst3.data[0][31]
InputA[31] => LPM_OR:inst5.data[0][31]
InputA[31] => LPM_AND:inst12.data[0][31]
LogOp[0] => muxLU:inst.sel[0]
LogOp[1] => muxLU:inst.sel[1]


|Lab2_2|LogicUnit:inst6|muxLU:inst
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data1x[0] => sub_wire1[32].IN1
data1x[1] => sub_wire1[33].IN1
data1x[2] => sub_wire1[34].IN1
data1x[3] => sub_wire1[35].IN1
data1x[4] => sub_wire1[36].IN1
data1x[5] => sub_wire1[37].IN1
data1x[6] => sub_wire1[38].IN1
data1x[7] => sub_wire1[39].IN1
data1x[8] => sub_wire1[40].IN1
data1x[9] => sub_wire1[41].IN1
data1x[10] => sub_wire1[42].IN1
data1x[11] => sub_wire1[43].IN1
data1x[12] => sub_wire1[44].IN1
data1x[13] => sub_wire1[45].IN1
data1x[14] => sub_wire1[46].IN1
data1x[15] => sub_wire1[47].IN1
data1x[16] => sub_wire1[48].IN1
data1x[17] => sub_wire1[49].IN1
data1x[18] => sub_wire1[50].IN1
data1x[19] => sub_wire1[51].IN1
data1x[20] => sub_wire1[52].IN1
data1x[21] => sub_wire1[53].IN1
data1x[22] => sub_wire1[54].IN1
data1x[23] => sub_wire1[55].IN1
data1x[24] => sub_wire1[56].IN1
data1x[25] => sub_wire1[57].IN1
data1x[26] => sub_wire1[58].IN1
data1x[27] => sub_wire1[59].IN1
data1x[28] => sub_wire1[60].IN1
data1x[29] => sub_wire1[61].IN1
data1x[30] => sub_wire1[62].IN1
data1x[31] => sub_wire1[63].IN1
data2x[0] => sub_wire1[64].IN1
data2x[1] => sub_wire1[65].IN1
data2x[2] => sub_wire1[66].IN1
data2x[3] => sub_wire1[67].IN1
data2x[4] => sub_wire1[68].IN1
data2x[5] => sub_wire1[69].IN1
data2x[6] => sub_wire1[70].IN1
data2x[7] => sub_wire1[71].IN1
data2x[8] => sub_wire1[72].IN1
data2x[9] => sub_wire1[73].IN1
data2x[10] => sub_wire1[74].IN1
data2x[11] => sub_wire1[75].IN1
data2x[12] => sub_wire1[76].IN1
data2x[13] => sub_wire1[77].IN1
data2x[14] => sub_wire1[78].IN1
data2x[15] => sub_wire1[79].IN1
data2x[16] => sub_wire1[80].IN1
data2x[17] => sub_wire1[81].IN1
data2x[18] => sub_wire1[82].IN1
data2x[19] => sub_wire1[83].IN1
data2x[20] => sub_wire1[84].IN1
data2x[21] => sub_wire1[85].IN1
data2x[22] => sub_wire1[86].IN1
data2x[23] => sub_wire1[87].IN1
data2x[24] => sub_wire1[88].IN1
data2x[25] => sub_wire1[89].IN1
data2x[26] => sub_wire1[90].IN1
data2x[27] => sub_wire1[91].IN1
data2x[28] => sub_wire1[92].IN1
data2x[29] => sub_wire1[93].IN1
data2x[30] => sub_wire1[94].IN1
data2x[31] => sub_wire1[95].IN1
data3x[0] => sub_wire1[96].IN1
data3x[1] => sub_wire1[97].IN1
data3x[2] => sub_wire1[98].IN1
data3x[3] => sub_wire1[99].IN1
data3x[4] => sub_wire1[100].IN1
data3x[5] => sub_wire1[101].IN1
data3x[6] => sub_wire1[102].IN1
data3x[7] => sub_wire1[103].IN1
data3x[8] => sub_wire1[104].IN1
data3x[9] => sub_wire1[105].IN1
data3x[10] => sub_wire1[106].IN1
data3x[11] => sub_wire1[107].IN1
data3x[12] => sub_wire1[108].IN1
data3x[13] => sub_wire1[109].IN1
data3x[14] => sub_wire1[110].IN1
data3x[15] => sub_wire1[111].IN1
data3x[16] => sub_wire1[112].IN1
data3x[17] => sub_wire1[113].IN1
data3x[18] => sub_wire1[114].IN1
data3x[19] => sub_wire1[115].IN1
data3x[20] => sub_wire1[116].IN1
data3x[21] => sub_wire1[117].IN1
data3x[22] => sub_wire1[118].IN1
data3x[23] => sub_wire1[119].IN1
data3x[24] => sub_wire1[120].IN1
data3x[25] => sub_wire1[121].IN1
data3x[26] => sub_wire1[122].IN1
data3x[27] => sub_wire1[123].IN1
data3x[28] => sub_wire1[124].IN1
data3x[29] => sub_wire1[125].IN1
data3x[30] => sub_wire1[126].IN1
data3x[31] => sub_wire1[127].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|Lab2_2|LogicUnit:inst6|muxLU:inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_glc:auto_generated.data[0]
data[0][1] => mux_glc:auto_generated.data[1]
data[0][2] => mux_glc:auto_generated.data[2]
data[0][3] => mux_glc:auto_generated.data[3]
data[0][4] => mux_glc:auto_generated.data[4]
data[0][5] => mux_glc:auto_generated.data[5]
data[0][6] => mux_glc:auto_generated.data[6]
data[0][7] => mux_glc:auto_generated.data[7]
data[0][8] => mux_glc:auto_generated.data[8]
data[0][9] => mux_glc:auto_generated.data[9]
data[0][10] => mux_glc:auto_generated.data[10]
data[0][11] => mux_glc:auto_generated.data[11]
data[0][12] => mux_glc:auto_generated.data[12]
data[0][13] => mux_glc:auto_generated.data[13]
data[0][14] => mux_glc:auto_generated.data[14]
data[0][15] => mux_glc:auto_generated.data[15]
data[0][16] => mux_glc:auto_generated.data[16]
data[0][17] => mux_glc:auto_generated.data[17]
data[0][18] => mux_glc:auto_generated.data[18]
data[0][19] => mux_glc:auto_generated.data[19]
data[0][20] => mux_glc:auto_generated.data[20]
data[0][21] => mux_glc:auto_generated.data[21]
data[0][22] => mux_glc:auto_generated.data[22]
data[0][23] => mux_glc:auto_generated.data[23]
data[0][24] => mux_glc:auto_generated.data[24]
data[0][25] => mux_glc:auto_generated.data[25]
data[0][26] => mux_glc:auto_generated.data[26]
data[0][27] => mux_glc:auto_generated.data[27]
data[0][28] => mux_glc:auto_generated.data[28]
data[0][29] => mux_glc:auto_generated.data[29]
data[0][30] => mux_glc:auto_generated.data[30]
data[0][31] => mux_glc:auto_generated.data[31]
data[1][0] => mux_glc:auto_generated.data[32]
data[1][1] => mux_glc:auto_generated.data[33]
data[1][2] => mux_glc:auto_generated.data[34]
data[1][3] => mux_glc:auto_generated.data[35]
data[1][4] => mux_glc:auto_generated.data[36]
data[1][5] => mux_glc:auto_generated.data[37]
data[1][6] => mux_glc:auto_generated.data[38]
data[1][7] => mux_glc:auto_generated.data[39]
data[1][8] => mux_glc:auto_generated.data[40]
data[1][9] => mux_glc:auto_generated.data[41]
data[1][10] => mux_glc:auto_generated.data[42]
data[1][11] => mux_glc:auto_generated.data[43]
data[1][12] => mux_glc:auto_generated.data[44]
data[1][13] => mux_glc:auto_generated.data[45]
data[1][14] => mux_glc:auto_generated.data[46]
data[1][15] => mux_glc:auto_generated.data[47]
data[1][16] => mux_glc:auto_generated.data[48]
data[1][17] => mux_glc:auto_generated.data[49]
data[1][18] => mux_glc:auto_generated.data[50]
data[1][19] => mux_glc:auto_generated.data[51]
data[1][20] => mux_glc:auto_generated.data[52]
data[1][21] => mux_glc:auto_generated.data[53]
data[1][22] => mux_glc:auto_generated.data[54]
data[1][23] => mux_glc:auto_generated.data[55]
data[1][24] => mux_glc:auto_generated.data[56]
data[1][25] => mux_glc:auto_generated.data[57]
data[1][26] => mux_glc:auto_generated.data[58]
data[1][27] => mux_glc:auto_generated.data[59]
data[1][28] => mux_glc:auto_generated.data[60]
data[1][29] => mux_glc:auto_generated.data[61]
data[1][30] => mux_glc:auto_generated.data[62]
data[1][31] => mux_glc:auto_generated.data[63]
data[2][0] => mux_glc:auto_generated.data[64]
data[2][1] => mux_glc:auto_generated.data[65]
data[2][2] => mux_glc:auto_generated.data[66]
data[2][3] => mux_glc:auto_generated.data[67]
data[2][4] => mux_glc:auto_generated.data[68]
data[2][5] => mux_glc:auto_generated.data[69]
data[2][6] => mux_glc:auto_generated.data[70]
data[2][7] => mux_glc:auto_generated.data[71]
data[2][8] => mux_glc:auto_generated.data[72]
data[2][9] => mux_glc:auto_generated.data[73]
data[2][10] => mux_glc:auto_generated.data[74]
data[2][11] => mux_glc:auto_generated.data[75]
data[2][12] => mux_glc:auto_generated.data[76]
data[2][13] => mux_glc:auto_generated.data[77]
data[2][14] => mux_glc:auto_generated.data[78]
data[2][15] => mux_glc:auto_generated.data[79]
data[2][16] => mux_glc:auto_generated.data[80]
data[2][17] => mux_glc:auto_generated.data[81]
data[2][18] => mux_glc:auto_generated.data[82]
data[2][19] => mux_glc:auto_generated.data[83]
data[2][20] => mux_glc:auto_generated.data[84]
data[2][21] => mux_glc:auto_generated.data[85]
data[2][22] => mux_glc:auto_generated.data[86]
data[2][23] => mux_glc:auto_generated.data[87]
data[2][24] => mux_glc:auto_generated.data[88]
data[2][25] => mux_glc:auto_generated.data[89]
data[2][26] => mux_glc:auto_generated.data[90]
data[2][27] => mux_glc:auto_generated.data[91]
data[2][28] => mux_glc:auto_generated.data[92]
data[2][29] => mux_glc:auto_generated.data[93]
data[2][30] => mux_glc:auto_generated.data[94]
data[2][31] => mux_glc:auto_generated.data[95]
data[3][0] => mux_glc:auto_generated.data[96]
data[3][1] => mux_glc:auto_generated.data[97]
data[3][2] => mux_glc:auto_generated.data[98]
data[3][3] => mux_glc:auto_generated.data[99]
data[3][4] => mux_glc:auto_generated.data[100]
data[3][5] => mux_glc:auto_generated.data[101]
data[3][6] => mux_glc:auto_generated.data[102]
data[3][7] => mux_glc:auto_generated.data[103]
data[3][8] => mux_glc:auto_generated.data[104]
data[3][9] => mux_glc:auto_generated.data[105]
data[3][10] => mux_glc:auto_generated.data[106]
data[3][11] => mux_glc:auto_generated.data[107]
data[3][12] => mux_glc:auto_generated.data[108]
data[3][13] => mux_glc:auto_generated.data[109]
data[3][14] => mux_glc:auto_generated.data[110]
data[3][15] => mux_glc:auto_generated.data[111]
data[3][16] => mux_glc:auto_generated.data[112]
data[3][17] => mux_glc:auto_generated.data[113]
data[3][18] => mux_glc:auto_generated.data[114]
data[3][19] => mux_glc:auto_generated.data[115]
data[3][20] => mux_glc:auto_generated.data[116]
data[3][21] => mux_glc:auto_generated.data[117]
data[3][22] => mux_glc:auto_generated.data[118]
data[3][23] => mux_glc:auto_generated.data[119]
data[3][24] => mux_glc:auto_generated.data[120]
data[3][25] => mux_glc:auto_generated.data[121]
data[3][26] => mux_glc:auto_generated.data[122]
data[3][27] => mux_glc:auto_generated.data[123]
data[3][28] => mux_glc:auto_generated.data[124]
data[3][29] => mux_glc:auto_generated.data[125]
data[3][30] => mux_glc:auto_generated.data[126]
data[3][31] => mux_glc:auto_generated.data[127]
sel[0] => mux_glc:auto_generated.sel[0]
sel[1] => mux_glc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_glc:auto_generated.result[0]
result[1] <= mux_glc:auto_generated.result[1]
result[2] <= mux_glc:auto_generated.result[2]
result[3] <= mux_glc:auto_generated.result[3]
result[4] <= mux_glc:auto_generated.result[4]
result[5] <= mux_glc:auto_generated.result[5]
result[6] <= mux_glc:auto_generated.result[6]
result[7] <= mux_glc:auto_generated.result[7]
result[8] <= mux_glc:auto_generated.result[8]
result[9] <= mux_glc:auto_generated.result[9]
result[10] <= mux_glc:auto_generated.result[10]
result[11] <= mux_glc:auto_generated.result[11]
result[12] <= mux_glc:auto_generated.result[12]
result[13] <= mux_glc:auto_generated.result[13]
result[14] <= mux_glc:auto_generated.result[14]
result[15] <= mux_glc:auto_generated.result[15]
result[16] <= mux_glc:auto_generated.result[16]
result[17] <= mux_glc:auto_generated.result[17]
result[18] <= mux_glc:auto_generated.result[18]
result[19] <= mux_glc:auto_generated.result[19]
result[20] <= mux_glc:auto_generated.result[20]
result[21] <= mux_glc:auto_generated.result[21]
result[22] <= mux_glc:auto_generated.result[22]
result[23] <= mux_glc:auto_generated.result[23]
result[24] <= mux_glc:auto_generated.result[24]
result[25] <= mux_glc:auto_generated.result[25]
result[26] <= mux_glc:auto_generated.result[26]
result[27] <= mux_glc:auto_generated.result[27]
result[28] <= mux_glc:auto_generated.result[28]
result[29] <= mux_glc:auto_generated.result[29]
result[30] <= mux_glc:auto_generated.result[30]
result[31] <= mux_glc:auto_generated.result[31]


|Lab2_2|LogicUnit:inst6|muxLU:inst|lpm_mux:LPM_MUX_component|mux_glc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
data[64] => l1_w0_n1_mux_dataout.IN1
data[65] => l1_w1_n1_mux_dataout.IN1
data[66] => l1_w2_n1_mux_dataout.IN1
data[67] => l1_w3_n1_mux_dataout.IN1
data[68] => l1_w4_n1_mux_dataout.IN1
data[69] => l1_w5_n1_mux_dataout.IN1
data[70] => l1_w6_n1_mux_dataout.IN1
data[71] => l1_w7_n1_mux_dataout.IN1
data[72] => l1_w8_n1_mux_dataout.IN1
data[73] => l1_w9_n1_mux_dataout.IN1
data[74] => l1_w10_n1_mux_dataout.IN1
data[75] => l1_w11_n1_mux_dataout.IN1
data[76] => l1_w12_n1_mux_dataout.IN1
data[77] => l1_w13_n1_mux_dataout.IN1
data[78] => l1_w14_n1_mux_dataout.IN1
data[79] => l1_w15_n1_mux_dataout.IN1
data[80] => l1_w16_n1_mux_dataout.IN1
data[81] => l1_w17_n1_mux_dataout.IN1
data[82] => l1_w18_n1_mux_dataout.IN1
data[83] => l1_w19_n1_mux_dataout.IN1
data[84] => l1_w20_n1_mux_dataout.IN1
data[85] => l1_w21_n1_mux_dataout.IN1
data[86] => l1_w22_n1_mux_dataout.IN1
data[87] => l1_w23_n1_mux_dataout.IN1
data[88] => l1_w24_n1_mux_dataout.IN1
data[89] => l1_w25_n1_mux_dataout.IN1
data[90] => l1_w26_n1_mux_dataout.IN1
data[91] => l1_w27_n1_mux_dataout.IN1
data[92] => l1_w28_n1_mux_dataout.IN1
data[93] => l1_w29_n1_mux_dataout.IN1
data[94] => l1_w30_n1_mux_dataout.IN1
data[95] => l1_w31_n1_mux_dataout.IN1
data[96] => l1_w0_n1_mux_dataout.IN1
data[97] => l1_w1_n1_mux_dataout.IN1
data[98] => l1_w2_n1_mux_dataout.IN1
data[99] => l1_w3_n1_mux_dataout.IN1
data[100] => l1_w4_n1_mux_dataout.IN1
data[101] => l1_w5_n1_mux_dataout.IN1
data[102] => l1_w6_n1_mux_dataout.IN1
data[103] => l1_w7_n1_mux_dataout.IN1
data[104] => l1_w8_n1_mux_dataout.IN1
data[105] => l1_w9_n1_mux_dataout.IN1
data[106] => l1_w10_n1_mux_dataout.IN1
data[107] => l1_w11_n1_mux_dataout.IN1
data[108] => l1_w12_n1_mux_dataout.IN1
data[109] => l1_w13_n1_mux_dataout.IN1
data[110] => l1_w14_n1_mux_dataout.IN1
data[111] => l1_w15_n1_mux_dataout.IN1
data[112] => l1_w16_n1_mux_dataout.IN1
data[113] => l1_w17_n1_mux_dataout.IN1
data[114] => l1_w18_n1_mux_dataout.IN1
data[115] => l1_w19_n1_mux_dataout.IN1
data[116] => l1_w20_n1_mux_dataout.IN1
data[117] => l1_w21_n1_mux_dataout.IN1
data[118] => l1_w22_n1_mux_dataout.IN1
data[119] => l1_w23_n1_mux_dataout.IN1
data[120] => l1_w24_n1_mux_dataout.IN1
data[121] => l1_w25_n1_mux_dataout.IN1
data[122] => l1_w26_n1_mux_dataout.IN1
data[123] => l1_w27_n1_mux_dataout.IN1
data[124] => l1_w28_n1_mux_dataout.IN1
data[125] => l1_w29_n1_mux_dataout.IN1
data[126] => l1_w30_n1_mux_dataout.IN1
data[127] => l1_w31_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l2_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l2_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l2_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l2_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l2_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l2_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l2_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l2_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l2_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l2_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l2_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l2_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l2_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l2_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l2_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|Lab2_2|LogicUnit:inst6|LPM_XOR:inst3
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[0][8] => xor_cascade[8][1].IN1
data[0][9] => xor_cascade[9][1].IN1
data[0][10] => xor_cascade[10][1].IN1
data[0][11] => xor_cascade[11][1].IN1
data[0][12] => xor_cascade[12][1].IN1
data[0][13] => xor_cascade[13][1].IN1
data[0][14] => xor_cascade[14][1].IN1
data[0][15] => xor_cascade[15][1].IN1
data[0][16] => xor_cascade[16][1].IN1
data[0][17] => xor_cascade[17][1].IN1
data[0][18] => xor_cascade[18][1].IN1
data[0][19] => xor_cascade[19][1].IN1
data[0][20] => xor_cascade[20][1].IN1
data[0][21] => xor_cascade[21][1].IN1
data[0][22] => xor_cascade[22][1].IN1
data[0][23] => xor_cascade[23][1].IN1
data[0][24] => xor_cascade[24][1].IN1
data[0][25] => xor_cascade[25][1].IN1
data[0][26] => xor_cascade[26][1].IN1
data[0][27] => xor_cascade[27][1].IN1
data[0][28] => xor_cascade[28][1].IN1
data[0][29] => xor_cascade[29][1].IN1
data[0][30] => xor_cascade[30][1].IN1
data[0][31] => xor_cascade[31][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
data[1][8] => xor_cascade[8][1].IN0
data[1][9] => xor_cascade[9][1].IN0
data[1][10] => xor_cascade[10][1].IN0
data[1][11] => xor_cascade[11][1].IN0
data[1][12] => xor_cascade[12][1].IN0
data[1][13] => xor_cascade[13][1].IN0
data[1][14] => xor_cascade[14][1].IN0
data[1][15] => xor_cascade[15][1].IN0
data[1][16] => xor_cascade[16][1].IN0
data[1][17] => xor_cascade[17][1].IN0
data[1][18] => xor_cascade[18][1].IN0
data[1][19] => xor_cascade[19][1].IN0
data[1][20] => xor_cascade[20][1].IN0
data[1][21] => xor_cascade[21][1].IN0
data[1][22] => xor_cascade[22][1].IN0
data[1][23] => xor_cascade[23][1].IN0
data[1][24] => xor_cascade[24][1].IN0
data[1][25] => xor_cascade[25][1].IN0
data[1][26] => xor_cascade[26][1].IN0
data[1][27] => xor_cascade[27][1].IN0
data[1][28] => xor_cascade[28][1].IN0
data[1][29] => xor_cascade[29][1].IN0
data[1][30] => xor_cascade[30][1].IN0
data[1][31] => xor_cascade[31][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor_cascade[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor_cascade[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor_cascade[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor_cascade[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor_cascade[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor_cascade[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor_cascade[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor_cascade[15][1].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor_cascade[16][1].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor_cascade[17][1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor_cascade[18][1].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor_cascade[19][1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor_cascade[20][1].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor_cascade[21][1].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor_cascade[22][1].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor_cascade[23][1].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor_cascade[24][1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor_cascade[25][1].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor_cascade[26][1].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor_cascade[27][1].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor_cascade[28][1].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor_cascade[29][1].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor_cascade[30][1].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor_cascade[31][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab2_2|LogicUnit:inst6|LPM_INV:inst2
data[0] => result[0].IN0
data[1] => result[1].IN0
data[2] => result[2].IN0
data[3] => result[3].IN0
data[4] => result[4].IN0
data[5] => result[5].IN0
data[6] => result[6].IN0
data[7] => result[7].IN0
data[8] => result[8].IN0
data[9] => result[9].IN0
data[10] => result[10].IN0
data[11] => result[11].IN0
data[12] => result[12].IN0
data[13] => result[13].IN0
data[14] => result[14].IN0
data[15] => result[15].IN0
data[16] => result[16].IN0
data[17] => result[17].IN0
data[18] => result[18].IN0
data[19] => result[19].IN0
data[20] => result[20].IN0
data[21] => result[21].IN0
data[22] => result[22].IN0
data[23] => result[23].IN0
data[24] => result[24].IN0
data[25] => result[25].IN0
data[26] => result[26].IN0
data[27] => result[27].IN0
data[28] => result[28].IN0
data[29] => result[29].IN0
data[30] => result[30].IN0
data[31] => result[31].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab2_2|LogicUnit:inst6|LPM_OR:inst5
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[0][4] => or_node[4][1].IN1
data[0][5] => or_node[5][1].IN1
data[0][6] => or_node[6][1].IN1
data[0][7] => or_node[7][1].IN1
data[0][8] => or_node[8][1].IN1
data[0][9] => or_node[9][1].IN1
data[0][10] => or_node[10][1].IN1
data[0][11] => or_node[11][1].IN1
data[0][12] => or_node[12][1].IN1
data[0][13] => or_node[13][1].IN1
data[0][14] => or_node[14][1].IN1
data[0][15] => or_node[15][1].IN1
data[0][16] => or_node[16][1].IN1
data[0][17] => or_node[17][1].IN1
data[0][18] => or_node[18][1].IN1
data[0][19] => or_node[19][1].IN1
data[0][20] => or_node[20][1].IN1
data[0][21] => or_node[21][1].IN1
data[0][22] => or_node[22][1].IN1
data[0][23] => or_node[23][1].IN1
data[0][24] => or_node[24][1].IN1
data[0][25] => or_node[25][1].IN1
data[0][26] => or_node[26][1].IN1
data[0][27] => or_node[27][1].IN1
data[0][28] => or_node[28][1].IN1
data[0][29] => or_node[29][1].IN1
data[0][30] => or_node[30][1].IN1
data[0][31] => or_node[31][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
data[1][4] => or_node[4][1].IN0
data[1][5] => or_node[5][1].IN0
data[1][6] => or_node[6][1].IN0
data[1][7] => or_node[7][1].IN0
data[1][8] => or_node[8][1].IN0
data[1][9] => or_node[9][1].IN0
data[1][10] => or_node[10][1].IN0
data[1][11] => or_node[11][1].IN0
data[1][12] => or_node[12][1].IN0
data[1][13] => or_node[13][1].IN0
data[1][14] => or_node[14][1].IN0
data[1][15] => or_node[15][1].IN0
data[1][16] => or_node[16][1].IN0
data[1][17] => or_node[17][1].IN0
data[1][18] => or_node[18][1].IN0
data[1][19] => or_node[19][1].IN0
data[1][20] => or_node[20][1].IN0
data[1][21] => or_node[21][1].IN0
data[1][22] => or_node[22][1].IN0
data[1][23] => or_node[23][1].IN0
data[1][24] => or_node[24][1].IN0
data[1][25] => or_node[25][1].IN0
data[1][26] => or_node[26][1].IN0
data[1][27] => or_node[27][1].IN0
data[1][28] => or_node[28][1].IN0
data[1][29] => or_node[29][1].IN0
data[1][30] => or_node[30][1].IN0
data[1][31] => or_node[31][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= or_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= or_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= or_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= or_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= or_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= or_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= or_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= or_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= or_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= or_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= or_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= or_node[15][1].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= or_node[16][1].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= or_node[17][1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= or_node[18][1].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= or_node[19][1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= or_node[20][1].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= or_node[21][1].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= or_node[22][1].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= or_node[23][1].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= or_node[24][1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= or_node[25][1].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= or_node[26][1].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= or_node[27][1].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= or_node[28][1].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= or_node[29][1].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= or_node[30][1].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= or_node[31][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab2_2|LogicUnit:inst6|LPM_AND:inst12
data[0][0] => and_node[0][1].IN1
data[0][1] => and_node[1][1].IN1
data[0][2] => and_node[2][1].IN1
data[0][3] => and_node[3][1].IN1
data[0][4] => and_node[4][1].IN1
data[0][5] => and_node[5][1].IN1
data[0][6] => and_node[6][1].IN1
data[0][7] => and_node[7][1].IN1
data[0][8] => and_node[8][1].IN1
data[0][9] => and_node[9][1].IN1
data[0][10] => and_node[10][1].IN1
data[0][11] => and_node[11][1].IN1
data[0][12] => and_node[12][1].IN1
data[0][13] => and_node[13][1].IN1
data[0][14] => and_node[14][1].IN1
data[0][15] => and_node[15][1].IN1
data[0][16] => and_node[16][1].IN1
data[0][17] => and_node[17][1].IN1
data[0][18] => and_node[18][1].IN1
data[0][19] => and_node[19][1].IN1
data[0][20] => and_node[20][1].IN1
data[0][21] => and_node[21][1].IN1
data[0][22] => and_node[22][1].IN1
data[0][23] => and_node[23][1].IN1
data[0][24] => and_node[24][1].IN1
data[0][25] => and_node[25][1].IN1
data[0][26] => and_node[26][1].IN1
data[0][27] => and_node[27][1].IN1
data[0][28] => and_node[28][1].IN1
data[0][29] => and_node[29][1].IN1
data[0][30] => and_node[30][1].IN1
data[0][31] => and_node[31][1].IN1
data[1][0] => and_node[0][1].IN0
data[1][1] => and_node[1][1].IN0
data[1][2] => and_node[2][1].IN0
data[1][3] => and_node[3][1].IN0
data[1][4] => and_node[4][1].IN0
data[1][5] => and_node[5][1].IN0
data[1][6] => and_node[6][1].IN0
data[1][7] => and_node[7][1].IN0
data[1][8] => and_node[8][1].IN0
data[1][9] => and_node[9][1].IN0
data[1][10] => and_node[10][1].IN0
data[1][11] => and_node[11][1].IN0
data[1][12] => and_node[12][1].IN0
data[1][13] => and_node[13][1].IN0
data[1][14] => and_node[14][1].IN0
data[1][15] => and_node[15][1].IN0
data[1][16] => and_node[16][1].IN0
data[1][17] => and_node[17][1].IN0
data[1][18] => and_node[18][1].IN0
data[1][19] => and_node[19][1].IN0
data[1][20] => and_node[20][1].IN0
data[1][21] => and_node[21][1].IN0
data[1][22] => and_node[22][1].IN0
data[1][23] => and_node[23][1].IN0
data[1][24] => and_node[24][1].IN0
data[1][25] => and_node[25][1].IN0
data[1][26] => and_node[26][1].IN0
data[1][27] => and_node[27][1].IN0
data[1][28] => and_node[28][1].IN0
data[1][29] => and_node[29][1].IN0
data[1][30] => and_node[30][1].IN0
data[1][31] => and_node[31][1].IN0
result[0] <= and_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= and_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= and_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= and_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= and_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= and_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= and_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= and_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= and_node[15][1].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= and_node[16][1].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= and_node[17][1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= and_node[18][1].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= and_node[19][1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= and_node[20][1].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= and_node[21][1].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= and_node[22][1].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= and_node[23][1].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= and_node[24][1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= and_node[25][1].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= and_node[26][1].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= and_node[27][1].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= and_node[28][1].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= and_node[29][1].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= and_node[30][1].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= and_node[31][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab2_2|add_sub:inst
cin => cin.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result


|Lab2_2|add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_8ji:auto_generated.dataa[0]
dataa[1] => add_sub_8ji:auto_generated.dataa[1]
dataa[2] => add_sub_8ji:auto_generated.dataa[2]
dataa[3] => add_sub_8ji:auto_generated.dataa[3]
dataa[4] => add_sub_8ji:auto_generated.dataa[4]
dataa[5] => add_sub_8ji:auto_generated.dataa[5]
dataa[6] => add_sub_8ji:auto_generated.dataa[6]
dataa[7] => add_sub_8ji:auto_generated.dataa[7]
dataa[8] => add_sub_8ji:auto_generated.dataa[8]
dataa[9] => add_sub_8ji:auto_generated.dataa[9]
dataa[10] => add_sub_8ji:auto_generated.dataa[10]
dataa[11] => add_sub_8ji:auto_generated.dataa[11]
dataa[12] => add_sub_8ji:auto_generated.dataa[12]
dataa[13] => add_sub_8ji:auto_generated.dataa[13]
dataa[14] => add_sub_8ji:auto_generated.dataa[14]
dataa[15] => add_sub_8ji:auto_generated.dataa[15]
dataa[16] => add_sub_8ji:auto_generated.dataa[16]
dataa[17] => add_sub_8ji:auto_generated.dataa[17]
dataa[18] => add_sub_8ji:auto_generated.dataa[18]
dataa[19] => add_sub_8ji:auto_generated.dataa[19]
dataa[20] => add_sub_8ji:auto_generated.dataa[20]
dataa[21] => add_sub_8ji:auto_generated.dataa[21]
dataa[22] => add_sub_8ji:auto_generated.dataa[22]
dataa[23] => add_sub_8ji:auto_generated.dataa[23]
dataa[24] => add_sub_8ji:auto_generated.dataa[24]
dataa[25] => add_sub_8ji:auto_generated.dataa[25]
dataa[26] => add_sub_8ji:auto_generated.dataa[26]
dataa[27] => add_sub_8ji:auto_generated.dataa[27]
dataa[28] => add_sub_8ji:auto_generated.dataa[28]
dataa[29] => add_sub_8ji:auto_generated.dataa[29]
dataa[30] => add_sub_8ji:auto_generated.dataa[30]
dataa[31] => add_sub_8ji:auto_generated.dataa[31]
datab[0] => add_sub_8ji:auto_generated.datab[0]
datab[1] => add_sub_8ji:auto_generated.datab[1]
datab[2] => add_sub_8ji:auto_generated.datab[2]
datab[3] => add_sub_8ji:auto_generated.datab[3]
datab[4] => add_sub_8ji:auto_generated.datab[4]
datab[5] => add_sub_8ji:auto_generated.datab[5]
datab[6] => add_sub_8ji:auto_generated.datab[6]
datab[7] => add_sub_8ji:auto_generated.datab[7]
datab[8] => add_sub_8ji:auto_generated.datab[8]
datab[9] => add_sub_8ji:auto_generated.datab[9]
datab[10] => add_sub_8ji:auto_generated.datab[10]
datab[11] => add_sub_8ji:auto_generated.datab[11]
datab[12] => add_sub_8ji:auto_generated.datab[12]
datab[13] => add_sub_8ji:auto_generated.datab[13]
datab[14] => add_sub_8ji:auto_generated.datab[14]
datab[15] => add_sub_8ji:auto_generated.datab[15]
datab[16] => add_sub_8ji:auto_generated.datab[16]
datab[17] => add_sub_8ji:auto_generated.datab[17]
datab[18] => add_sub_8ji:auto_generated.datab[18]
datab[19] => add_sub_8ji:auto_generated.datab[19]
datab[20] => add_sub_8ji:auto_generated.datab[20]
datab[21] => add_sub_8ji:auto_generated.datab[21]
datab[22] => add_sub_8ji:auto_generated.datab[22]
datab[23] => add_sub_8ji:auto_generated.datab[23]
datab[24] => add_sub_8ji:auto_generated.datab[24]
datab[25] => add_sub_8ji:auto_generated.datab[25]
datab[26] => add_sub_8ji:auto_generated.datab[26]
datab[27] => add_sub_8ji:auto_generated.datab[27]
datab[28] => add_sub_8ji:auto_generated.datab[28]
datab[29] => add_sub_8ji:auto_generated.datab[29]
datab[30] => add_sub_8ji:auto_generated.datab[30]
datab[31] => add_sub_8ji:auto_generated.datab[31]
cin => add_sub_8ji:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8ji:auto_generated.result[0]
result[1] <= add_sub_8ji:auto_generated.result[1]
result[2] <= add_sub_8ji:auto_generated.result[2]
result[3] <= add_sub_8ji:auto_generated.result[3]
result[4] <= add_sub_8ji:auto_generated.result[4]
result[5] <= add_sub_8ji:auto_generated.result[5]
result[6] <= add_sub_8ji:auto_generated.result[6]
result[7] <= add_sub_8ji:auto_generated.result[7]
result[8] <= add_sub_8ji:auto_generated.result[8]
result[9] <= add_sub_8ji:auto_generated.result[9]
result[10] <= add_sub_8ji:auto_generated.result[10]
result[11] <= add_sub_8ji:auto_generated.result[11]
result[12] <= add_sub_8ji:auto_generated.result[12]
result[13] <= add_sub_8ji:auto_generated.result[13]
result[14] <= add_sub_8ji:auto_generated.result[14]
result[15] <= add_sub_8ji:auto_generated.result[15]
result[16] <= add_sub_8ji:auto_generated.result[16]
result[17] <= add_sub_8ji:auto_generated.result[17]
result[18] <= add_sub_8ji:auto_generated.result[18]
result[19] <= add_sub_8ji:auto_generated.result[19]
result[20] <= add_sub_8ji:auto_generated.result[20]
result[21] <= add_sub_8ji:auto_generated.result[21]
result[22] <= add_sub_8ji:auto_generated.result[22]
result[23] <= add_sub_8ji:auto_generated.result[23]
result[24] <= add_sub_8ji:auto_generated.result[24]
result[25] <= add_sub_8ji:auto_generated.result[25]
result[26] <= add_sub_8ji:auto_generated.result[26]
result[27] <= add_sub_8ji:auto_generated.result[27]
result[28] <= add_sub_8ji:auto_generated.result[28]
result[29] <= add_sub_8ji:auto_generated.result[29]
result[30] <= add_sub_8ji:auto_generated.result[30]
result[31] <= add_sub_8ji:auto_generated.result[31]
cout <= <GND>
overflow <= add_sub_8ji:auto_generated.overflow


|Lab2_2|add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_8ji:auto_generated
cin => op_1.IN64
cin => op_1.IN65
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
dataa[31] => _.IN0
dataa[31] => _.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
datab[31] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2_2|Shifter:inst4
OutShift[0] <= mux32:inst8.result[0]
OutShift[1] <= mux32:inst8.result[1]
OutShift[2] <= mux32:inst8.result[2]
OutShift[3] <= mux32:inst8.result[3]
OutShift[4] <= mux32:inst8.result[4]
OutShift[5] <= mux32:inst8.result[5]
OutShift[6] <= mux32:inst8.result[6]
OutShift[7] <= mux32:inst8.result[7]
OutShift[8] <= mux32:inst8.result[8]
OutShift[9] <= mux32:inst8.result[9]
OutShift[10] <= mux32:inst8.result[10]
OutShift[11] <= mux32:inst8.result[11]
OutShift[12] <= mux32:inst8.result[12]
OutShift[13] <= mux32:inst8.result[13]
OutShift[14] <= mux32:inst8.result[14]
OutShift[15] <= mux32:inst8.result[15]
OutShift[16] <= mux32:inst8.result[16]
OutShift[17] <= mux32:inst8.result[17]
OutShift[18] <= mux32:inst8.result[18]
OutShift[19] <= mux32:inst8.result[19]
OutShift[20] <= mux32:inst8.result[20]
OutShift[21] <= mux32:inst8.result[21]
OutShift[22] <= mux32:inst8.result[22]
OutShift[23] <= mux32:inst8.result[23]
OutShift[24] <= mux32:inst8.result[24]
OutShift[25] <= mux32:inst8.result[25]
OutShift[26] <= mux32:inst8.result[26]
OutShift[27] <= mux32:inst8.result[27]
OutShift[28] <= mux32:inst8.result[28]
OutShift[29] <= mux32:inst8.result[29]
OutShift[30] <= mux32:inst8.result[30]
OutShift[31] <= mux32:inst8.result[31]
SA[0] => inst2[0].IN0
SA[1] => inst2[1].IN0
SA[2] => inst2[2].IN0
SA[3] => inst2[3].IN0
SA[4] => inst2[4].IN0
SLL => inst2[4].IN1
SLL => inst2[3].IN1
SLL => inst2[2].IN1
SLL => inst2[1].IN1
SLL => inst2[0].IN1
Input[0] => extender_module:inst3.Input[0]
Input[1] => extender_module:inst3.Input[1]
Input[2] => extender_module:inst3.Input[2]
Input[3] => extender_module:inst3.Input[3]
Input[4] => extender_module:inst3.Input[4]
Input[5] => extender_module:inst3.Input[5]
Input[6] => extender_module:inst3.Input[6]
Input[7] => extender_module:inst3.Input[7]
Input[8] => extender_module:inst3.Input[8]
Input[9] => extender_module:inst3.Input[9]
Input[10] => extender_module:inst3.Input[10]
Input[11] => extender_module:inst3.Input[11]
Input[12] => extender_module:inst3.Input[12]
Input[13] => extender_module:inst3.Input[13]
Input[14] => extender_module:inst3.Input[14]
Input[15] => extender_module:inst3.Input[15]
Input[16] => extender_module:inst3.Input[16]
Input[17] => extender_module:inst3.Input[17]
Input[18] => extender_module:inst3.Input[18]
Input[19] => extender_module:inst3.Input[19]
Input[20] => extender_module:inst3.Input[20]
Input[21] => extender_module:inst3.Input[21]
Input[22] => extender_module:inst3.Input[22]
Input[23] => extender_module:inst3.Input[23]
Input[24] => extender_module:inst3.Input[24]
Input[25] => extender_module:inst3.Input[25]
Input[26] => extender_module:inst3.Input[26]
Input[27] => extender_module:inst3.Input[27]
Input[28] => extender_module:inst3.Input[28]
Input[29] => extender_module:inst3.Input[29]
Input[30] => extender_module:inst3.Input[30]
Input[31] => extender_module:inst3.Input[31]
ShiftOp[0] => extender_module:inst3.ShiftOp[0]
ShiftOp[1] => extender_module:inst3.ShiftOp[1]


|Lab2_2|Shifter:inst4|mux32:inst8
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data1x[0] => sub_wire1[32].IN1
data1x[1] => sub_wire1[33].IN1
data1x[2] => sub_wire1[34].IN1
data1x[3] => sub_wire1[35].IN1
data1x[4] => sub_wire1[36].IN1
data1x[5] => sub_wire1[37].IN1
data1x[6] => sub_wire1[38].IN1
data1x[7] => sub_wire1[39].IN1
data1x[8] => sub_wire1[40].IN1
data1x[9] => sub_wire1[41].IN1
data1x[10] => sub_wire1[42].IN1
data1x[11] => sub_wire1[43].IN1
data1x[12] => sub_wire1[44].IN1
data1x[13] => sub_wire1[45].IN1
data1x[14] => sub_wire1[46].IN1
data1x[15] => sub_wire1[47].IN1
data1x[16] => sub_wire1[48].IN1
data1x[17] => sub_wire1[49].IN1
data1x[18] => sub_wire1[50].IN1
data1x[19] => sub_wire1[51].IN1
data1x[20] => sub_wire1[52].IN1
data1x[21] => sub_wire1[53].IN1
data1x[22] => sub_wire1[54].IN1
data1x[23] => sub_wire1[55].IN1
data1x[24] => sub_wire1[56].IN1
data1x[25] => sub_wire1[57].IN1
data1x[26] => sub_wire1[58].IN1
data1x[27] => sub_wire1[59].IN1
data1x[28] => sub_wire1[60].IN1
data1x[29] => sub_wire1[61].IN1
data1x[30] => sub_wire1[62].IN1
data1x[31] => sub_wire1[63].IN1
sel => sub_wire4.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|Lab2_2|Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|Lab2_2|Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Lab2_2|Shifter:inst4|mux33:inst6
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data0x[32] => sub_wire1[32].IN1
data1x[0] => sub_wire1[33].IN1
data1x[1] => sub_wire1[34].IN1
data1x[2] => sub_wire1[35].IN1
data1x[3] => sub_wire1[36].IN1
data1x[4] => sub_wire1[37].IN1
data1x[5] => sub_wire1[38].IN1
data1x[6] => sub_wire1[39].IN1
data1x[7] => sub_wire1[40].IN1
data1x[8] => sub_wire1[41].IN1
data1x[9] => sub_wire1[42].IN1
data1x[10] => sub_wire1[43].IN1
data1x[11] => sub_wire1[44].IN1
data1x[12] => sub_wire1[45].IN1
data1x[13] => sub_wire1[46].IN1
data1x[14] => sub_wire1[47].IN1
data1x[15] => sub_wire1[48].IN1
data1x[16] => sub_wire1[49].IN1
data1x[17] => sub_wire1[50].IN1
data1x[18] => sub_wire1[51].IN1
data1x[19] => sub_wire1[52].IN1
data1x[20] => sub_wire1[53].IN1
data1x[21] => sub_wire1[54].IN1
data1x[22] => sub_wire1[55].IN1
data1x[23] => sub_wire1[56].IN1
data1x[24] => sub_wire1[57].IN1
data1x[25] => sub_wire1[58].IN1
data1x[26] => sub_wire1[59].IN1
data1x[27] => sub_wire1[60].IN1
data1x[28] => sub_wire1[61].IN1
data1x[29] => sub_wire1[62].IN1
data1x[30] => sub_wire1[63].IN1
data1x[31] => sub_wire1[64].IN1
data1x[32] => sub_wire1[65].IN1
sel => sub_wire4.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result
result[32] <= lpm_mux:LPM_MUX_component.result


|Lab2_2|Shifter:inst4|mux33:inst6|lpm_mux:LPM_MUX_component
data[0][0] => mux_elc:auto_generated.data[0]
data[0][1] => mux_elc:auto_generated.data[1]
data[0][2] => mux_elc:auto_generated.data[2]
data[0][3] => mux_elc:auto_generated.data[3]
data[0][4] => mux_elc:auto_generated.data[4]
data[0][5] => mux_elc:auto_generated.data[5]
data[0][6] => mux_elc:auto_generated.data[6]
data[0][7] => mux_elc:auto_generated.data[7]
data[0][8] => mux_elc:auto_generated.data[8]
data[0][9] => mux_elc:auto_generated.data[9]
data[0][10] => mux_elc:auto_generated.data[10]
data[0][11] => mux_elc:auto_generated.data[11]
data[0][12] => mux_elc:auto_generated.data[12]
data[0][13] => mux_elc:auto_generated.data[13]
data[0][14] => mux_elc:auto_generated.data[14]
data[0][15] => mux_elc:auto_generated.data[15]
data[0][16] => mux_elc:auto_generated.data[16]
data[0][17] => mux_elc:auto_generated.data[17]
data[0][18] => mux_elc:auto_generated.data[18]
data[0][19] => mux_elc:auto_generated.data[19]
data[0][20] => mux_elc:auto_generated.data[20]
data[0][21] => mux_elc:auto_generated.data[21]
data[0][22] => mux_elc:auto_generated.data[22]
data[0][23] => mux_elc:auto_generated.data[23]
data[0][24] => mux_elc:auto_generated.data[24]
data[0][25] => mux_elc:auto_generated.data[25]
data[0][26] => mux_elc:auto_generated.data[26]
data[0][27] => mux_elc:auto_generated.data[27]
data[0][28] => mux_elc:auto_generated.data[28]
data[0][29] => mux_elc:auto_generated.data[29]
data[0][30] => mux_elc:auto_generated.data[30]
data[0][31] => mux_elc:auto_generated.data[31]
data[0][32] => mux_elc:auto_generated.data[32]
data[1][0] => mux_elc:auto_generated.data[33]
data[1][1] => mux_elc:auto_generated.data[34]
data[1][2] => mux_elc:auto_generated.data[35]
data[1][3] => mux_elc:auto_generated.data[36]
data[1][4] => mux_elc:auto_generated.data[37]
data[1][5] => mux_elc:auto_generated.data[38]
data[1][6] => mux_elc:auto_generated.data[39]
data[1][7] => mux_elc:auto_generated.data[40]
data[1][8] => mux_elc:auto_generated.data[41]
data[1][9] => mux_elc:auto_generated.data[42]
data[1][10] => mux_elc:auto_generated.data[43]
data[1][11] => mux_elc:auto_generated.data[44]
data[1][12] => mux_elc:auto_generated.data[45]
data[1][13] => mux_elc:auto_generated.data[46]
data[1][14] => mux_elc:auto_generated.data[47]
data[1][15] => mux_elc:auto_generated.data[48]
data[1][16] => mux_elc:auto_generated.data[49]
data[1][17] => mux_elc:auto_generated.data[50]
data[1][18] => mux_elc:auto_generated.data[51]
data[1][19] => mux_elc:auto_generated.data[52]
data[1][20] => mux_elc:auto_generated.data[53]
data[1][21] => mux_elc:auto_generated.data[54]
data[1][22] => mux_elc:auto_generated.data[55]
data[1][23] => mux_elc:auto_generated.data[56]
data[1][24] => mux_elc:auto_generated.data[57]
data[1][25] => mux_elc:auto_generated.data[58]
data[1][26] => mux_elc:auto_generated.data[59]
data[1][27] => mux_elc:auto_generated.data[60]
data[1][28] => mux_elc:auto_generated.data[61]
data[1][29] => mux_elc:auto_generated.data[62]
data[1][30] => mux_elc:auto_generated.data[63]
data[1][31] => mux_elc:auto_generated.data[64]
data[1][32] => mux_elc:auto_generated.data[65]
sel[0] => mux_elc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_elc:auto_generated.result[0]
result[1] <= mux_elc:auto_generated.result[1]
result[2] <= mux_elc:auto_generated.result[2]
result[3] <= mux_elc:auto_generated.result[3]
result[4] <= mux_elc:auto_generated.result[4]
result[5] <= mux_elc:auto_generated.result[5]
result[6] <= mux_elc:auto_generated.result[6]
result[7] <= mux_elc:auto_generated.result[7]
result[8] <= mux_elc:auto_generated.result[8]
result[9] <= mux_elc:auto_generated.result[9]
result[10] <= mux_elc:auto_generated.result[10]
result[11] <= mux_elc:auto_generated.result[11]
result[12] <= mux_elc:auto_generated.result[12]
result[13] <= mux_elc:auto_generated.result[13]
result[14] <= mux_elc:auto_generated.result[14]
result[15] <= mux_elc:auto_generated.result[15]
result[16] <= mux_elc:auto_generated.result[16]
result[17] <= mux_elc:auto_generated.result[17]
result[18] <= mux_elc:auto_generated.result[18]
result[19] <= mux_elc:auto_generated.result[19]
result[20] <= mux_elc:auto_generated.result[20]
result[21] <= mux_elc:auto_generated.result[21]
result[22] <= mux_elc:auto_generated.result[22]
result[23] <= mux_elc:auto_generated.result[23]
result[24] <= mux_elc:auto_generated.result[24]
result[25] <= mux_elc:auto_generated.result[25]
result[26] <= mux_elc:auto_generated.result[26]
result[27] <= mux_elc:auto_generated.result[27]
result[28] <= mux_elc:auto_generated.result[28]
result[29] <= mux_elc:auto_generated.result[29]
result[30] <= mux_elc:auto_generated.result[30]
result[31] <= mux_elc:auto_generated.result[31]
result[32] <= mux_elc:auto_generated.result[32]


|Lab2_2|Shifter:inst4|mux33:inst6|lpm_mux:LPM_MUX_component|mux_elc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w32_n0_mux_dataout.IN1
data[33] => l1_w0_n0_mux_dataout.IN1
data[34] => l1_w1_n0_mux_dataout.IN1
data[35] => l1_w2_n0_mux_dataout.IN1
data[36] => l1_w3_n0_mux_dataout.IN1
data[37] => l1_w4_n0_mux_dataout.IN1
data[38] => l1_w5_n0_mux_dataout.IN1
data[39] => l1_w6_n0_mux_dataout.IN1
data[40] => l1_w7_n0_mux_dataout.IN1
data[41] => l1_w8_n0_mux_dataout.IN1
data[42] => l1_w9_n0_mux_dataout.IN1
data[43] => l1_w10_n0_mux_dataout.IN1
data[44] => l1_w11_n0_mux_dataout.IN1
data[45] => l1_w12_n0_mux_dataout.IN1
data[46] => l1_w13_n0_mux_dataout.IN1
data[47] => l1_w14_n0_mux_dataout.IN1
data[48] => l1_w15_n0_mux_dataout.IN1
data[49] => l1_w16_n0_mux_dataout.IN1
data[50] => l1_w17_n0_mux_dataout.IN1
data[51] => l1_w18_n0_mux_dataout.IN1
data[52] => l1_w19_n0_mux_dataout.IN1
data[53] => l1_w20_n0_mux_dataout.IN1
data[54] => l1_w21_n0_mux_dataout.IN1
data[55] => l1_w22_n0_mux_dataout.IN1
data[56] => l1_w23_n0_mux_dataout.IN1
data[57] => l1_w24_n0_mux_dataout.IN1
data[58] => l1_w25_n0_mux_dataout.IN1
data[59] => l1_w26_n0_mux_dataout.IN1
data[60] => l1_w27_n0_mux_dataout.IN1
data[61] => l1_w28_n0_mux_dataout.IN1
data[62] => l1_w29_n0_mux_dataout.IN1
data[63] => l1_w30_n0_mux_dataout.IN1
data[64] => l1_w31_n0_mux_dataout.IN1
data[65] => l1_w32_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l1_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Lab2_2|Shifter:inst4|mux35:inst5
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data0x[32] => sub_wire1[32].IN1
data0x[33] => sub_wire1[33].IN1
data0x[34] => sub_wire1[34].IN1
data1x[0] => sub_wire1[35].IN1
data1x[1] => sub_wire1[36].IN1
data1x[2] => sub_wire1[37].IN1
data1x[3] => sub_wire1[38].IN1
data1x[4] => sub_wire1[39].IN1
data1x[5] => sub_wire1[40].IN1
data1x[6] => sub_wire1[41].IN1
data1x[7] => sub_wire1[42].IN1
data1x[8] => sub_wire1[43].IN1
data1x[9] => sub_wire1[44].IN1
data1x[10] => sub_wire1[45].IN1
data1x[11] => sub_wire1[46].IN1
data1x[12] => sub_wire1[47].IN1
data1x[13] => sub_wire1[48].IN1
data1x[14] => sub_wire1[49].IN1
data1x[15] => sub_wire1[50].IN1
data1x[16] => sub_wire1[51].IN1
data1x[17] => sub_wire1[52].IN1
data1x[18] => sub_wire1[53].IN1
data1x[19] => sub_wire1[54].IN1
data1x[20] => sub_wire1[55].IN1
data1x[21] => sub_wire1[56].IN1
data1x[22] => sub_wire1[57].IN1
data1x[23] => sub_wire1[58].IN1
data1x[24] => sub_wire1[59].IN1
data1x[25] => sub_wire1[60].IN1
data1x[26] => sub_wire1[61].IN1
data1x[27] => sub_wire1[62].IN1
data1x[28] => sub_wire1[63].IN1
data1x[29] => sub_wire1[64].IN1
data1x[30] => sub_wire1[65].IN1
data1x[31] => sub_wire1[66].IN1
data1x[32] => sub_wire1[67].IN1
data1x[33] => sub_wire1[68].IN1
data1x[34] => sub_wire1[69].IN1
sel => sub_wire4.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result
result[32] <= lpm_mux:LPM_MUX_component.result
result[33] <= lpm_mux:LPM_MUX_component.result
result[34] <= lpm_mux:LPM_MUX_component.result


|Lab2_2|Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component
data[0][0] => mux_hlc:auto_generated.data[0]
data[0][1] => mux_hlc:auto_generated.data[1]
data[0][2] => mux_hlc:auto_generated.data[2]
data[0][3] => mux_hlc:auto_generated.data[3]
data[0][4] => mux_hlc:auto_generated.data[4]
data[0][5] => mux_hlc:auto_generated.data[5]
data[0][6] => mux_hlc:auto_generated.data[6]
data[0][7] => mux_hlc:auto_generated.data[7]
data[0][8] => mux_hlc:auto_generated.data[8]
data[0][9] => mux_hlc:auto_generated.data[9]
data[0][10] => mux_hlc:auto_generated.data[10]
data[0][11] => mux_hlc:auto_generated.data[11]
data[0][12] => mux_hlc:auto_generated.data[12]
data[0][13] => mux_hlc:auto_generated.data[13]
data[0][14] => mux_hlc:auto_generated.data[14]
data[0][15] => mux_hlc:auto_generated.data[15]
data[0][16] => mux_hlc:auto_generated.data[16]
data[0][17] => mux_hlc:auto_generated.data[17]
data[0][18] => mux_hlc:auto_generated.data[18]
data[0][19] => mux_hlc:auto_generated.data[19]
data[0][20] => mux_hlc:auto_generated.data[20]
data[0][21] => mux_hlc:auto_generated.data[21]
data[0][22] => mux_hlc:auto_generated.data[22]
data[0][23] => mux_hlc:auto_generated.data[23]
data[0][24] => mux_hlc:auto_generated.data[24]
data[0][25] => mux_hlc:auto_generated.data[25]
data[0][26] => mux_hlc:auto_generated.data[26]
data[0][27] => mux_hlc:auto_generated.data[27]
data[0][28] => mux_hlc:auto_generated.data[28]
data[0][29] => mux_hlc:auto_generated.data[29]
data[0][30] => mux_hlc:auto_generated.data[30]
data[0][31] => mux_hlc:auto_generated.data[31]
data[0][32] => mux_hlc:auto_generated.data[32]
data[0][33] => mux_hlc:auto_generated.data[33]
data[0][34] => mux_hlc:auto_generated.data[34]
data[1][0] => mux_hlc:auto_generated.data[35]
data[1][1] => mux_hlc:auto_generated.data[36]
data[1][2] => mux_hlc:auto_generated.data[37]
data[1][3] => mux_hlc:auto_generated.data[38]
data[1][4] => mux_hlc:auto_generated.data[39]
data[1][5] => mux_hlc:auto_generated.data[40]
data[1][6] => mux_hlc:auto_generated.data[41]
data[1][7] => mux_hlc:auto_generated.data[42]
data[1][8] => mux_hlc:auto_generated.data[43]
data[1][9] => mux_hlc:auto_generated.data[44]
data[1][10] => mux_hlc:auto_generated.data[45]
data[1][11] => mux_hlc:auto_generated.data[46]
data[1][12] => mux_hlc:auto_generated.data[47]
data[1][13] => mux_hlc:auto_generated.data[48]
data[1][14] => mux_hlc:auto_generated.data[49]
data[1][15] => mux_hlc:auto_generated.data[50]
data[1][16] => mux_hlc:auto_generated.data[51]
data[1][17] => mux_hlc:auto_generated.data[52]
data[1][18] => mux_hlc:auto_generated.data[53]
data[1][19] => mux_hlc:auto_generated.data[54]
data[1][20] => mux_hlc:auto_generated.data[55]
data[1][21] => mux_hlc:auto_generated.data[56]
data[1][22] => mux_hlc:auto_generated.data[57]
data[1][23] => mux_hlc:auto_generated.data[58]
data[1][24] => mux_hlc:auto_generated.data[59]
data[1][25] => mux_hlc:auto_generated.data[60]
data[1][26] => mux_hlc:auto_generated.data[61]
data[1][27] => mux_hlc:auto_generated.data[62]
data[1][28] => mux_hlc:auto_generated.data[63]
data[1][29] => mux_hlc:auto_generated.data[64]
data[1][30] => mux_hlc:auto_generated.data[65]
data[1][31] => mux_hlc:auto_generated.data[66]
data[1][32] => mux_hlc:auto_generated.data[67]
data[1][33] => mux_hlc:auto_generated.data[68]
data[1][34] => mux_hlc:auto_generated.data[69]
sel[0] => mux_hlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]
result[1] <= mux_hlc:auto_generated.result[1]
result[2] <= mux_hlc:auto_generated.result[2]
result[3] <= mux_hlc:auto_generated.result[3]
result[4] <= mux_hlc:auto_generated.result[4]
result[5] <= mux_hlc:auto_generated.result[5]
result[6] <= mux_hlc:auto_generated.result[6]
result[7] <= mux_hlc:auto_generated.result[7]
result[8] <= mux_hlc:auto_generated.result[8]
result[9] <= mux_hlc:auto_generated.result[9]
result[10] <= mux_hlc:auto_generated.result[10]
result[11] <= mux_hlc:auto_generated.result[11]
result[12] <= mux_hlc:auto_generated.result[12]
result[13] <= mux_hlc:auto_generated.result[13]
result[14] <= mux_hlc:auto_generated.result[14]
result[15] <= mux_hlc:auto_generated.result[15]
result[16] <= mux_hlc:auto_generated.result[16]
result[17] <= mux_hlc:auto_generated.result[17]
result[18] <= mux_hlc:auto_generated.result[18]
result[19] <= mux_hlc:auto_generated.result[19]
result[20] <= mux_hlc:auto_generated.result[20]
result[21] <= mux_hlc:auto_generated.result[21]
result[22] <= mux_hlc:auto_generated.result[22]
result[23] <= mux_hlc:auto_generated.result[23]
result[24] <= mux_hlc:auto_generated.result[24]
result[25] <= mux_hlc:auto_generated.result[25]
result[26] <= mux_hlc:auto_generated.result[26]
result[27] <= mux_hlc:auto_generated.result[27]
result[28] <= mux_hlc:auto_generated.result[28]
result[29] <= mux_hlc:auto_generated.result[29]
result[30] <= mux_hlc:auto_generated.result[30]
result[31] <= mux_hlc:auto_generated.result[31]
result[32] <= mux_hlc:auto_generated.result[32]
result[33] <= mux_hlc:auto_generated.result[33]
result[34] <= mux_hlc:auto_generated.result[34]


|Lab2_2|Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w32_n0_mux_dataout.IN1
data[33] => l1_w33_n0_mux_dataout.IN1
data[34] => l1_w34_n0_mux_dataout.IN1
data[35] => l1_w0_n0_mux_dataout.IN1
data[36] => l1_w1_n0_mux_dataout.IN1
data[37] => l1_w2_n0_mux_dataout.IN1
data[38] => l1_w3_n0_mux_dataout.IN1
data[39] => l1_w4_n0_mux_dataout.IN1
data[40] => l1_w5_n0_mux_dataout.IN1
data[41] => l1_w6_n0_mux_dataout.IN1
data[42] => l1_w7_n0_mux_dataout.IN1
data[43] => l1_w8_n0_mux_dataout.IN1
data[44] => l1_w9_n0_mux_dataout.IN1
data[45] => l1_w10_n0_mux_dataout.IN1
data[46] => l1_w11_n0_mux_dataout.IN1
data[47] => l1_w12_n0_mux_dataout.IN1
data[48] => l1_w13_n0_mux_dataout.IN1
data[49] => l1_w14_n0_mux_dataout.IN1
data[50] => l1_w15_n0_mux_dataout.IN1
data[51] => l1_w16_n0_mux_dataout.IN1
data[52] => l1_w17_n0_mux_dataout.IN1
data[53] => l1_w18_n0_mux_dataout.IN1
data[54] => l1_w19_n0_mux_dataout.IN1
data[55] => l1_w20_n0_mux_dataout.IN1
data[56] => l1_w21_n0_mux_dataout.IN1
data[57] => l1_w22_n0_mux_dataout.IN1
data[58] => l1_w23_n0_mux_dataout.IN1
data[59] => l1_w24_n0_mux_dataout.IN1
data[60] => l1_w25_n0_mux_dataout.IN1
data[61] => l1_w26_n0_mux_dataout.IN1
data[62] => l1_w27_n0_mux_dataout.IN1
data[63] => l1_w28_n0_mux_dataout.IN1
data[64] => l1_w29_n0_mux_dataout.IN1
data[65] => l1_w30_n0_mux_dataout.IN1
data[66] => l1_w31_n0_mux_dataout.IN1
data[67] => l1_w32_n0_mux_dataout.IN1
data[68] => l1_w33_n0_mux_dataout.IN1
data[69] => l1_w34_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l1_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= l1_w33_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= l1_w34_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Lab2_2|Shifter:inst4|mux39:inst4
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data0x[32] => sub_wire1[32].IN1
data0x[33] => sub_wire1[33].IN1
data0x[34] => sub_wire1[34].IN1
data0x[35] => sub_wire1[35].IN1
data0x[36] => sub_wire1[36].IN1
data0x[37] => sub_wire1[37].IN1
data0x[38] => sub_wire1[38].IN1
data1x[0] => sub_wire1[39].IN1
data1x[1] => sub_wire1[40].IN1
data1x[2] => sub_wire1[41].IN1
data1x[3] => sub_wire1[42].IN1
data1x[4] => sub_wire1[43].IN1
data1x[5] => sub_wire1[44].IN1
data1x[6] => sub_wire1[45].IN1
data1x[7] => sub_wire1[46].IN1
data1x[8] => sub_wire1[47].IN1
data1x[9] => sub_wire1[48].IN1
data1x[10] => sub_wire1[49].IN1
data1x[11] => sub_wire1[50].IN1
data1x[12] => sub_wire1[51].IN1
data1x[13] => sub_wire1[52].IN1
data1x[14] => sub_wire1[53].IN1
data1x[15] => sub_wire1[54].IN1
data1x[16] => sub_wire1[55].IN1
data1x[17] => sub_wire1[56].IN1
data1x[18] => sub_wire1[57].IN1
data1x[19] => sub_wire1[58].IN1
data1x[20] => sub_wire1[59].IN1
data1x[21] => sub_wire1[60].IN1
data1x[22] => sub_wire1[61].IN1
data1x[23] => sub_wire1[62].IN1
data1x[24] => sub_wire1[63].IN1
data1x[25] => sub_wire1[64].IN1
data1x[26] => sub_wire1[65].IN1
data1x[27] => sub_wire1[66].IN1
data1x[28] => sub_wire1[67].IN1
data1x[29] => sub_wire1[68].IN1
data1x[30] => sub_wire1[69].IN1
data1x[31] => sub_wire1[70].IN1
data1x[32] => sub_wire1[71].IN1
data1x[33] => sub_wire1[72].IN1
data1x[34] => sub_wire1[73].IN1
data1x[35] => sub_wire1[74].IN1
data1x[36] => sub_wire1[75].IN1
data1x[37] => sub_wire1[76].IN1
data1x[38] => sub_wire1[77].IN1
sel => sub_wire4.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result
result[32] <= lpm_mux:LPM_MUX_component.result
result[33] <= lpm_mux:LPM_MUX_component.result
result[34] <= lpm_mux:LPM_MUX_component.result
result[35] <= lpm_mux:LPM_MUX_component.result
result[36] <= lpm_mux:LPM_MUX_component.result
result[37] <= lpm_mux:LPM_MUX_component.result
result[38] <= lpm_mux:LPM_MUX_component.result


|Lab2_2|Shifter:inst4|mux39:inst4|lpm_mux:LPM_MUX_component
data[0][0] => mux_llc:auto_generated.data[0]
data[0][1] => mux_llc:auto_generated.data[1]
data[0][2] => mux_llc:auto_generated.data[2]
data[0][3] => mux_llc:auto_generated.data[3]
data[0][4] => mux_llc:auto_generated.data[4]
data[0][5] => mux_llc:auto_generated.data[5]
data[0][6] => mux_llc:auto_generated.data[6]
data[0][7] => mux_llc:auto_generated.data[7]
data[0][8] => mux_llc:auto_generated.data[8]
data[0][9] => mux_llc:auto_generated.data[9]
data[0][10] => mux_llc:auto_generated.data[10]
data[0][11] => mux_llc:auto_generated.data[11]
data[0][12] => mux_llc:auto_generated.data[12]
data[0][13] => mux_llc:auto_generated.data[13]
data[0][14] => mux_llc:auto_generated.data[14]
data[0][15] => mux_llc:auto_generated.data[15]
data[0][16] => mux_llc:auto_generated.data[16]
data[0][17] => mux_llc:auto_generated.data[17]
data[0][18] => mux_llc:auto_generated.data[18]
data[0][19] => mux_llc:auto_generated.data[19]
data[0][20] => mux_llc:auto_generated.data[20]
data[0][21] => mux_llc:auto_generated.data[21]
data[0][22] => mux_llc:auto_generated.data[22]
data[0][23] => mux_llc:auto_generated.data[23]
data[0][24] => mux_llc:auto_generated.data[24]
data[0][25] => mux_llc:auto_generated.data[25]
data[0][26] => mux_llc:auto_generated.data[26]
data[0][27] => mux_llc:auto_generated.data[27]
data[0][28] => mux_llc:auto_generated.data[28]
data[0][29] => mux_llc:auto_generated.data[29]
data[0][30] => mux_llc:auto_generated.data[30]
data[0][31] => mux_llc:auto_generated.data[31]
data[0][32] => mux_llc:auto_generated.data[32]
data[0][33] => mux_llc:auto_generated.data[33]
data[0][34] => mux_llc:auto_generated.data[34]
data[0][35] => mux_llc:auto_generated.data[35]
data[0][36] => mux_llc:auto_generated.data[36]
data[0][37] => mux_llc:auto_generated.data[37]
data[0][38] => mux_llc:auto_generated.data[38]
data[1][0] => mux_llc:auto_generated.data[39]
data[1][1] => mux_llc:auto_generated.data[40]
data[1][2] => mux_llc:auto_generated.data[41]
data[1][3] => mux_llc:auto_generated.data[42]
data[1][4] => mux_llc:auto_generated.data[43]
data[1][5] => mux_llc:auto_generated.data[44]
data[1][6] => mux_llc:auto_generated.data[45]
data[1][7] => mux_llc:auto_generated.data[46]
data[1][8] => mux_llc:auto_generated.data[47]
data[1][9] => mux_llc:auto_generated.data[48]
data[1][10] => mux_llc:auto_generated.data[49]
data[1][11] => mux_llc:auto_generated.data[50]
data[1][12] => mux_llc:auto_generated.data[51]
data[1][13] => mux_llc:auto_generated.data[52]
data[1][14] => mux_llc:auto_generated.data[53]
data[1][15] => mux_llc:auto_generated.data[54]
data[1][16] => mux_llc:auto_generated.data[55]
data[1][17] => mux_llc:auto_generated.data[56]
data[1][18] => mux_llc:auto_generated.data[57]
data[1][19] => mux_llc:auto_generated.data[58]
data[1][20] => mux_llc:auto_generated.data[59]
data[1][21] => mux_llc:auto_generated.data[60]
data[1][22] => mux_llc:auto_generated.data[61]
data[1][23] => mux_llc:auto_generated.data[62]
data[1][24] => mux_llc:auto_generated.data[63]
data[1][25] => mux_llc:auto_generated.data[64]
data[1][26] => mux_llc:auto_generated.data[65]
data[1][27] => mux_llc:auto_generated.data[66]
data[1][28] => mux_llc:auto_generated.data[67]
data[1][29] => mux_llc:auto_generated.data[68]
data[1][30] => mux_llc:auto_generated.data[69]
data[1][31] => mux_llc:auto_generated.data[70]
data[1][32] => mux_llc:auto_generated.data[71]
data[1][33] => mux_llc:auto_generated.data[72]
data[1][34] => mux_llc:auto_generated.data[73]
data[1][35] => mux_llc:auto_generated.data[74]
data[1][36] => mux_llc:auto_generated.data[75]
data[1][37] => mux_llc:auto_generated.data[76]
data[1][38] => mux_llc:auto_generated.data[77]
sel[0] => mux_llc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_llc:auto_generated.result[0]
result[1] <= mux_llc:auto_generated.result[1]
result[2] <= mux_llc:auto_generated.result[2]
result[3] <= mux_llc:auto_generated.result[3]
result[4] <= mux_llc:auto_generated.result[4]
result[5] <= mux_llc:auto_generated.result[5]
result[6] <= mux_llc:auto_generated.result[6]
result[7] <= mux_llc:auto_generated.result[7]
result[8] <= mux_llc:auto_generated.result[8]
result[9] <= mux_llc:auto_generated.result[9]
result[10] <= mux_llc:auto_generated.result[10]
result[11] <= mux_llc:auto_generated.result[11]
result[12] <= mux_llc:auto_generated.result[12]
result[13] <= mux_llc:auto_generated.result[13]
result[14] <= mux_llc:auto_generated.result[14]
result[15] <= mux_llc:auto_generated.result[15]
result[16] <= mux_llc:auto_generated.result[16]
result[17] <= mux_llc:auto_generated.result[17]
result[18] <= mux_llc:auto_generated.result[18]
result[19] <= mux_llc:auto_generated.result[19]
result[20] <= mux_llc:auto_generated.result[20]
result[21] <= mux_llc:auto_generated.result[21]
result[22] <= mux_llc:auto_generated.result[22]
result[23] <= mux_llc:auto_generated.result[23]
result[24] <= mux_llc:auto_generated.result[24]
result[25] <= mux_llc:auto_generated.result[25]
result[26] <= mux_llc:auto_generated.result[26]
result[27] <= mux_llc:auto_generated.result[27]
result[28] <= mux_llc:auto_generated.result[28]
result[29] <= mux_llc:auto_generated.result[29]
result[30] <= mux_llc:auto_generated.result[30]
result[31] <= mux_llc:auto_generated.result[31]
result[32] <= mux_llc:auto_generated.result[32]
result[33] <= mux_llc:auto_generated.result[33]
result[34] <= mux_llc:auto_generated.result[34]
result[35] <= mux_llc:auto_generated.result[35]
result[36] <= mux_llc:auto_generated.result[36]
result[37] <= mux_llc:auto_generated.result[37]
result[38] <= mux_llc:auto_generated.result[38]


|Lab2_2|Shifter:inst4|mux39:inst4|lpm_mux:LPM_MUX_component|mux_llc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w32_n0_mux_dataout.IN1
data[33] => l1_w33_n0_mux_dataout.IN1
data[34] => l1_w34_n0_mux_dataout.IN1
data[35] => l1_w35_n0_mux_dataout.IN1
data[36] => l1_w36_n0_mux_dataout.IN1
data[37] => l1_w37_n0_mux_dataout.IN1
data[38] => l1_w38_n0_mux_dataout.IN1
data[39] => l1_w0_n0_mux_dataout.IN1
data[40] => l1_w1_n0_mux_dataout.IN1
data[41] => l1_w2_n0_mux_dataout.IN1
data[42] => l1_w3_n0_mux_dataout.IN1
data[43] => l1_w4_n0_mux_dataout.IN1
data[44] => l1_w5_n0_mux_dataout.IN1
data[45] => l1_w6_n0_mux_dataout.IN1
data[46] => l1_w7_n0_mux_dataout.IN1
data[47] => l1_w8_n0_mux_dataout.IN1
data[48] => l1_w9_n0_mux_dataout.IN1
data[49] => l1_w10_n0_mux_dataout.IN1
data[50] => l1_w11_n0_mux_dataout.IN1
data[51] => l1_w12_n0_mux_dataout.IN1
data[52] => l1_w13_n0_mux_dataout.IN1
data[53] => l1_w14_n0_mux_dataout.IN1
data[54] => l1_w15_n0_mux_dataout.IN1
data[55] => l1_w16_n0_mux_dataout.IN1
data[56] => l1_w17_n0_mux_dataout.IN1
data[57] => l1_w18_n0_mux_dataout.IN1
data[58] => l1_w19_n0_mux_dataout.IN1
data[59] => l1_w20_n0_mux_dataout.IN1
data[60] => l1_w21_n0_mux_dataout.IN1
data[61] => l1_w22_n0_mux_dataout.IN1
data[62] => l1_w23_n0_mux_dataout.IN1
data[63] => l1_w24_n0_mux_dataout.IN1
data[64] => l1_w25_n0_mux_dataout.IN1
data[65] => l1_w26_n0_mux_dataout.IN1
data[66] => l1_w27_n0_mux_dataout.IN1
data[67] => l1_w28_n0_mux_dataout.IN1
data[68] => l1_w29_n0_mux_dataout.IN1
data[69] => l1_w30_n0_mux_dataout.IN1
data[70] => l1_w31_n0_mux_dataout.IN1
data[71] => l1_w32_n0_mux_dataout.IN1
data[72] => l1_w33_n0_mux_dataout.IN1
data[73] => l1_w34_n0_mux_dataout.IN1
data[74] => l1_w35_n0_mux_dataout.IN1
data[75] => l1_w36_n0_mux_dataout.IN1
data[76] => l1_w37_n0_mux_dataout.IN1
data[77] => l1_w38_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l1_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= l1_w33_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= l1_w34_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= l1_w35_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= l1_w36_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= l1_w37_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= l1_w38_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Lab2_2|Shifter:inst4|mux47:inst
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data0x[32] => sub_wire1[32].IN1
data0x[33] => sub_wire1[33].IN1
data0x[34] => sub_wire1[34].IN1
data0x[35] => sub_wire1[35].IN1
data0x[36] => sub_wire1[36].IN1
data0x[37] => sub_wire1[37].IN1
data0x[38] => sub_wire1[38].IN1
data0x[39] => sub_wire1[39].IN1
data0x[40] => sub_wire1[40].IN1
data0x[41] => sub_wire1[41].IN1
data0x[42] => sub_wire1[42].IN1
data0x[43] => sub_wire1[43].IN1
data0x[44] => sub_wire1[44].IN1
data0x[45] => sub_wire1[45].IN1
data0x[46] => sub_wire1[46].IN1
data1x[0] => sub_wire1[47].IN1
data1x[1] => sub_wire1[48].IN1
data1x[2] => sub_wire1[49].IN1
data1x[3] => sub_wire1[50].IN1
data1x[4] => sub_wire1[51].IN1
data1x[5] => sub_wire1[52].IN1
data1x[6] => sub_wire1[53].IN1
data1x[7] => sub_wire1[54].IN1
data1x[8] => sub_wire1[55].IN1
data1x[9] => sub_wire1[56].IN1
data1x[10] => sub_wire1[57].IN1
data1x[11] => sub_wire1[58].IN1
data1x[12] => sub_wire1[59].IN1
data1x[13] => sub_wire1[60].IN1
data1x[14] => sub_wire1[61].IN1
data1x[15] => sub_wire1[62].IN1
data1x[16] => sub_wire1[63].IN1
data1x[17] => sub_wire1[64].IN1
data1x[18] => sub_wire1[65].IN1
data1x[19] => sub_wire1[66].IN1
data1x[20] => sub_wire1[67].IN1
data1x[21] => sub_wire1[68].IN1
data1x[22] => sub_wire1[69].IN1
data1x[23] => sub_wire1[70].IN1
data1x[24] => sub_wire1[71].IN1
data1x[25] => sub_wire1[72].IN1
data1x[26] => sub_wire1[73].IN1
data1x[27] => sub_wire1[74].IN1
data1x[28] => sub_wire1[75].IN1
data1x[29] => sub_wire1[76].IN1
data1x[30] => sub_wire1[77].IN1
data1x[31] => sub_wire1[78].IN1
data1x[32] => sub_wire1[79].IN1
data1x[33] => sub_wire1[80].IN1
data1x[34] => sub_wire1[81].IN1
data1x[35] => sub_wire1[82].IN1
data1x[36] => sub_wire1[83].IN1
data1x[37] => sub_wire1[84].IN1
data1x[38] => sub_wire1[85].IN1
data1x[39] => sub_wire1[86].IN1
data1x[40] => sub_wire1[87].IN1
data1x[41] => sub_wire1[88].IN1
data1x[42] => sub_wire1[89].IN1
data1x[43] => sub_wire1[90].IN1
data1x[44] => sub_wire1[91].IN1
data1x[45] => sub_wire1[92].IN1
data1x[46] => sub_wire1[93].IN1
sel => sub_wire4.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result
result[32] <= lpm_mux:LPM_MUX_component.result
result[33] <= lpm_mux:LPM_MUX_component.result
result[34] <= lpm_mux:LPM_MUX_component.result
result[35] <= lpm_mux:LPM_MUX_component.result
result[36] <= lpm_mux:LPM_MUX_component.result
result[37] <= lpm_mux:LPM_MUX_component.result
result[38] <= lpm_mux:LPM_MUX_component.result
result[39] <= lpm_mux:LPM_MUX_component.result
result[40] <= lpm_mux:LPM_MUX_component.result
result[41] <= lpm_mux:LPM_MUX_component.result
result[42] <= lpm_mux:LPM_MUX_component.result
result[43] <= lpm_mux:LPM_MUX_component.result
result[44] <= lpm_mux:LPM_MUX_component.result
result[45] <= lpm_mux:LPM_MUX_component.result
result[46] <= lpm_mux:LPM_MUX_component.result


|Lab2_2|Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_jlc:auto_generated.data[0]
data[0][1] => mux_jlc:auto_generated.data[1]
data[0][2] => mux_jlc:auto_generated.data[2]
data[0][3] => mux_jlc:auto_generated.data[3]
data[0][4] => mux_jlc:auto_generated.data[4]
data[0][5] => mux_jlc:auto_generated.data[5]
data[0][6] => mux_jlc:auto_generated.data[6]
data[0][7] => mux_jlc:auto_generated.data[7]
data[0][8] => mux_jlc:auto_generated.data[8]
data[0][9] => mux_jlc:auto_generated.data[9]
data[0][10] => mux_jlc:auto_generated.data[10]
data[0][11] => mux_jlc:auto_generated.data[11]
data[0][12] => mux_jlc:auto_generated.data[12]
data[0][13] => mux_jlc:auto_generated.data[13]
data[0][14] => mux_jlc:auto_generated.data[14]
data[0][15] => mux_jlc:auto_generated.data[15]
data[0][16] => mux_jlc:auto_generated.data[16]
data[0][17] => mux_jlc:auto_generated.data[17]
data[0][18] => mux_jlc:auto_generated.data[18]
data[0][19] => mux_jlc:auto_generated.data[19]
data[0][20] => mux_jlc:auto_generated.data[20]
data[0][21] => mux_jlc:auto_generated.data[21]
data[0][22] => mux_jlc:auto_generated.data[22]
data[0][23] => mux_jlc:auto_generated.data[23]
data[0][24] => mux_jlc:auto_generated.data[24]
data[0][25] => mux_jlc:auto_generated.data[25]
data[0][26] => mux_jlc:auto_generated.data[26]
data[0][27] => mux_jlc:auto_generated.data[27]
data[0][28] => mux_jlc:auto_generated.data[28]
data[0][29] => mux_jlc:auto_generated.data[29]
data[0][30] => mux_jlc:auto_generated.data[30]
data[0][31] => mux_jlc:auto_generated.data[31]
data[0][32] => mux_jlc:auto_generated.data[32]
data[0][33] => mux_jlc:auto_generated.data[33]
data[0][34] => mux_jlc:auto_generated.data[34]
data[0][35] => mux_jlc:auto_generated.data[35]
data[0][36] => mux_jlc:auto_generated.data[36]
data[0][37] => mux_jlc:auto_generated.data[37]
data[0][38] => mux_jlc:auto_generated.data[38]
data[0][39] => mux_jlc:auto_generated.data[39]
data[0][40] => mux_jlc:auto_generated.data[40]
data[0][41] => mux_jlc:auto_generated.data[41]
data[0][42] => mux_jlc:auto_generated.data[42]
data[0][43] => mux_jlc:auto_generated.data[43]
data[0][44] => mux_jlc:auto_generated.data[44]
data[0][45] => mux_jlc:auto_generated.data[45]
data[0][46] => mux_jlc:auto_generated.data[46]
data[1][0] => mux_jlc:auto_generated.data[47]
data[1][1] => mux_jlc:auto_generated.data[48]
data[1][2] => mux_jlc:auto_generated.data[49]
data[1][3] => mux_jlc:auto_generated.data[50]
data[1][4] => mux_jlc:auto_generated.data[51]
data[1][5] => mux_jlc:auto_generated.data[52]
data[1][6] => mux_jlc:auto_generated.data[53]
data[1][7] => mux_jlc:auto_generated.data[54]
data[1][8] => mux_jlc:auto_generated.data[55]
data[1][9] => mux_jlc:auto_generated.data[56]
data[1][10] => mux_jlc:auto_generated.data[57]
data[1][11] => mux_jlc:auto_generated.data[58]
data[1][12] => mux_jlc:auto_generated.data[59]
data[1][13] => mux_jlc:auto_generated.data[60]
data[1][14] => mux_jlc:auto_generated.data[61]
data[1][15] => mux_jlc:auto_generated.data[62]
data[1][16] => mux_jlc:auto_generated.data[63]
data[1][17] => mux_jlc:auto_generated.data[64]
data[1][18] => mux_jlc:auto_generated.data[65]
data[1][19] => mux_jlc:auto_generated.data[66]
data[1][20] => mux_jlc:auto_generated.data[67]
data[1][21] => mux_jlc:auto_generated.data[68]
data[1][22] => mux_jlc:auto_generated.data[69]
data[1][23] => mux_jlc:auto_generated.data[70]
data[1][24] => mux_jlc:auto_generated.data[71]
data[1][25] => mux_jlc:auto_generated.data[72]
data[1][26] => mux_jlc:auto_generated.data[73]
data[1][27] => mux_jlc:auto_generated.data[74]
data[1][28] => mux_jlc:auto_generated.data[75]
data[1][29] => mux_jlc:auto_generated.data[76]
data[1][30] => mux_jlc:auto_generated.data[77]
data[1][31] => mux_jlc:auto_generated.data[78]
data[1][32] => mux_jlc:auto_generated.data[79]
data[1][33] => mux_jlc:auto_generated.data[80]
data[1][34] => mux_jlc:auto_generated.data[81]
data[1][35] => mux_jlc:auto_generated.data[82]
data[1][36] => mux_jlc:auto_generated.data[83]
data[1][37] => mux_jlc:auto_generated.data[84]
data[1][38] => mux_jlc:auto_generated.data[85]
data[1][39] => mux_jlc:auto_generated.data[86]
data[1][40] => mux_jlc:auto_generated.data[87]
data[1][41] => mux_jlc:auto_generated.data[88]
data[1][42] => mux_jlc:auto_generated.data[89]
data[1][43] => mux_jlc:auto_generated.data[90]
data[1][44] => mux_jlc:auto_generated.data[91]
data[1][45] => mux_jlc:auto_generated.data[92]
data[1][46] => mux_jlc:auto_generated.data[93]
sel[0] => mux_jlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_jlc:auto_generated.result[0]
result[1] <= mux_jlc:auto_generated.result[1]
result[2] <= mux_jlc:auto_generated.result[2]
result[3] <= mux_jlc:auto_generated.result[3]
result[4] <= mux_jlc:auto_generated.result[4]
result[5] <= mux_jlc:auto_generated.result[5]
result[6] <= mux_jlc:auto_generated.result[6]
result[7] <= mux_jlc:auto_generated.result[7]
result[8] <= mux_jlc:auto_generated.result[8]
result[9] <= mux_jlc:auto_generated.result[9]
result[10] <= mux_jlc:auto_generated.result[10]
result[11] <= mux_jlc:auto_generated.result[11]
result[12] <= mux_jlc:auto_generated.result[12]
result[13] <= mux_jlc:auto_generated.result[13]
result[14] <= mux_jlc:auto_generated.result[14]
result[15] <= mux_jlc:auto_generated.result[15]
result[16] <= mux_jlc:auto_generated.result[16]
result[17] <= mux_jlc:auto_generated.result[17]
result[18] <= mux_jlc:auto_generated.result[18]
result[19] <= mux_jlc:auto_generated.result[19]
result[20] <= mux_jlc:auto_generated.result[20]
result[21] <= mux_jlc:auto_generated.result[21]
result[22] <= mux_jlc:auto_generated.result[22]
result[23] <= mux_jlc:auto_generated.result[23]
result[24] <= mux_jlc:auto_generated.result[24]
result[25] <= mux_jlc:auto_generated.result[25]
result[26] <= mux_jlc:auto_generated.result[26]
result[27] <= mux_jlc:auto_generated.result[27]
result[28] <= mux_jlc:auto_generated.result[28]
result[29] <= mux_jlc:auto_generated.result[29]
result[30] <= mux_jlc:auto_generated.result[30]
result[31] <= mux_jlc:auto_generated.result[31]
result[32] <= mux_jlc:auto_generated.result[32]
result[33] <= mux_jlc:auto_generated.result[33]
result[34] <= mux_jlc:auto_generated.result[34]
result[35] <= mux_jlc:auto_generated.result[35]
result[36] <= mux_jlc:auto_generated.result[36]
result[37] <= mux_jlc:auto_generated.result[37]
result[38] <= mux_jlc:auto_generated.result[38]
result[39] <= mux_jlc:auto_generated.result[39]
result[40] <= mux_jlc:auto_generated.result[40]
result[41] <= mux_jlc:auto_generated.result[41]
result[42] <= mux_jlc:auto_generated.result[42]
result[43] <= mux_jlc:auto_generated.result[43]
result[44] <= mux_jlc:auto_generated.result[44]
result[45] <= mux_jlc:auto_generated.result[45]
result[46] <= mux_jlc:auto_generated.result[46]


|Lab2_2|Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component|mux_jlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w32_n0_mux_dataout.IN1
data[33] => l1_w33_n0_mux_dataout.IN1
data[34] => l1_w34_n0_mux_dataout.IN1
data[35] => l1_w35_n0_mux_dataout.IN1
data[36] => l1_w36_n0_mux_dataout.IN1
data[37] => l1_w37_n0_mux_dataout.IN1
data[38] => l1_w38_n0_mux_dataout.IN1
data[39] => l1_w39_n0_mux_dataout.IN1
data[40] => l1_w40_n0_mux_dataout.IN1
data[41] => l1_w41_n0_mux_dataout.IN1
data[42] => l1_w42_n0_mux_dataout.IN1
data[43] => l1_w43_n0_mux_dataout.IN1
data[44] => l1_w44_n0_mux_dataout.IN1
data[45] => l1_w45_n0_mux_dataout.IN1
data[46] => l1_w46_n0_mux_dataout.IN1
data[47] => l1_w0_n0_mux_dataout.IN1
data[48] => l1_w1_n0_mux_dataout.IN1
data[49] => l1_w2_n0_mux_dataout.IN1
data[50] => l1_w3_n0_mux_dataout.IN1
data[51] => l1_w4_n0_mux_dataout.IN1
data[52] => l1_w5_n0_mux_dataout.IN1
data[53] => l1_w6_n0_mux_dataout.IN1
data[54] => l1_w7_n0_mux_dataout.IN1
data[55] => l1_w8_n0_mux_dataout.IN1
data[56] => l1_w9_n0_mux_dataout.IN1
data[57] => l1_w10_n0_mux_dataout.IN1
data[58] => l1_w11_n0_mux_dataout.IN1
data[59] => l1_w12_n0_mux_dataout.IN1
data[60] => l1_w13_n0_mux_dataout.IN1
data[61] => l1_w14_n0_mux_dataout.IN1
data[62] => l1_w15_n0_mux_dataout.IN1
data[63] => l1_w16_n0_mux_dataout.IN1
data[64] => l1_w17_n0_mux_dataout.IN1
data[65] => l1_w18_n0_mux_dataout.IN1
data[66] => l1_w19_n0_mux_dataout.IN1
data[67] => l1_w20_n0_mux_dataout.IN1
data[68] => l1_w21_n0_mux_dataout.IN1
data[69] => l1_w22_n0_mux_dataout.IN1
data[70] => l1_w23_n0_mux_dataout.IN1
data[71] => l1_w24_n0_mux_dataout.IN1
data[72] => l1_w25_n0_mux_dataout.IN1
data[73] => l1_w26_n0_mux_dataout.IN1
data[74] => l1_w27_n0_mux_dataout.IN1
data[75] => l1_w28_n0_mux_dataout.IN1
data[76] => l1_w29_n0_mux_dataout.IN1
data[77] => l1_w30_n0_mux_dataout.IN1
data[78] => l1_w31_n0_mux_dataout.IN1
data[79] => l1_w32_n0_mux_dataout.IN1
data[80] => l1_w33_n0_mux_dataout.IN1
data[81] => l1_w34_n0_mux_dataout.IN1
data[82] => l1_w35_n0_mux_dataout.IN1
data[83] => l1_w36_n0_mux_dataout.IN1
data[84] => l1_w37_n0_mux_dataout.IN1
data[85] => l1_w38_n0_mux_dataout.IN1
data[86] => l1_w39_n0_mux_dataout.IN1
data[87] => l1_w40_n0_mux_dataout.IN1
data[88] => l1_w41_n0_mux_dataout.IN1
data[89] => l1_w42_n0_mux_dataout.IN1
data[90] => l1_w43_n0_mux_dataout.IN1
data[91] => l1_w44_n0_mux_dataout.IN1
data[92] => l1_w45_n0_mux_dataout.IN1
data[93] => l1_w46_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l1_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= l1_w33_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= l1_w34_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= l1_w35_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= l1_w36_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= l1_w37_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= l1_w38_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= l1_w39_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= l1_w40_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= l1_w41_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= l1_w42_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= l1_w43_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= l1_w44_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= l1_w45_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= l1_w46_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Lab2_2|Shifter:inst4|extender_module:inst3
Out[0] <= Extnd_MUX:inst.result[0]
Out[1] <= Extnd_MUX:inst.result[1]
Out[2] <= Extnd_MUX:inst.result[2]
Out[3] <= Extnd_MUX:inst.result[3]
Out[4] <= Extnd_MUX:inst.result[4]
Out[5] <= Extnd_MUX:inst.result[5]
Out[6] <= Extnd_MUX:inst.result[6]
Out[7] <= Extnd_MUX:inst.result[7]
Out[8] <= Extnd_MUX:inst.result[8]
Out[9] <= Extnd_MUX:inst.result[9]
Out[10] <= Extnd_MUX:inst.result[10]
Out[11] <= Extnd_MUX:inst.result[11]
Out[12] <= Extnd_MUX:inst.result[12]
Out[13] <= Extnd_MUX:inst.result[13]
Out[14] <= Extnd_MUX:inst.result[14]
Out[15] <= Extnd_MUX:inst.result[15]
Out[16] <= Extnd_MUX:inst.result[16]
Out[17] <= Extnd_MUX:inst.result[17]
Out[18] <= Extnd_MUX:inst.result[18]
Out[19] <= Extnd_MUX:inst.result[19]
Out[20] <= Extnd_MUX:inst.result[20]
Out[21] <= Extnd_MUX:inst.result[21]
Out[22] <= Extnd_MUX:inst.result[22]
Out[23] <= Extnd_MUX:inst.result[23]
Out[24] <= Extnd_MUX:inst.result[24]
Out[25] <= Extnd_MUX:inst.result[25]
Out[26] <= Extnd_MUX:inst.result[26]
Out[27] <= Extnd_MUX:inst.result[27]
Out[28] <= Extnd_MUX:inst.result[28]
Out[29] <= Extnd_MUX:inst.result[29]
Out[30] <= Extnd_MUX:inst.result[30]
Out[31] <= Extnd_MUX:inst.result[31]
Out[32] <= Extnd_MUX:inst.result[32]
Out[33] <= Extnd_MUX:inst.result[33]
Out[34] <= Extnd_MUX:inst.result[34]
Out[35] <= Extnd_MUX:inst.result[35]
Out[36] <= Extnd_MUX:inst.result[36]
Out[37] <= Extnd_MUX:inst.result[37]
Out[38] <= Extnd_MUX:inst.result[38]
Out[39] <= Extnd_MUX:inst.result[39]
Out[40] <= Extnd_MUX:inst.result[40]
Out[41] <= Extnd_MUX:inst.result[41]
Out[42] <= Extnd_MUX:inst.result[42]
Out[43] <= Extnd_MUX:inst.result[43]
Out[44] <= Extnd_MUX:inst.result[44]
Out[45] <= Extnd_MUX:inst.result[45]
Out[46] <= Extnd_MUX:inst.result[46]
Out[47] <= Extnd_MUX:inst.result[47]
Out[48] <= Extnd_MUX:inst.result[48]
Out[49] <= Extnd_MUX:inst.result[49]
Out[50] <= Extnd_MUX:inst.result[50]
Out[51] <= Extnd_MUX:inst.result[51]
Out[52] <= Extnd_MUX:inst.result[52]
Out[53] <= Extnd_MUX:inst.result[53]
Out[54] <= Extnd_MUX:inst.result[54]
Out[55] <= Extnd_MUX:inst.result[55]
Out[56] <= Extnd_MUX:inst.result[56]
Out[57] <= Extnd_MUX:inst.result[57]
Out[58] <= Extnd_MUX:inst.result[58]
Out[59] <= Extnd_MUX:inst.result[59]
Out[60] <= Extnd_MUX:inst.result[60]
Out[61] <= Extnd_MUX:inst.result[61]
Out[62] <= Extnd_MUX:inst.result[62]
Input[0] => Extnd_MUX:inst.data0x[31]
Input[0] => Extnd_MUX:inst.data1x[0]
Input[0] => Extnd_MUX:inst.data2x[0]
Input[0] => Extnd_MUX:inst.data3x[32]
Input[0] => Extnd_MUX:inst.data3x[0]
Input[1] => Extnd_MUX:inst.data0x[32]
Input[1] => Extnd_MUX:inst.data1x[1]
Input[1] => Extnd_MUX:inst.data2x[1]
Input[1] => Extnd_MUX:inst.data3x[33]
Input[1] => Extnd_MUX:inst.data3x[1]
Input[2] => Extnd_MUX:inst.data0x[33]
Input[2] => Extnd_MUX:inst.data1x[2]
Input[2] => Extnd_MUX:inst.data2x[2]
Input[2] => Extnd_MUX:inst.data3x[34]
Input[2] => Extnd_MUX:inst.data3x[2]
Input[3] => Extnd_MUX:inst.data0x[34]
Input[3] => Extnd_MUX:inst.data1x[3]
Input[3] => Extnd_MUX:inst.data2x[3]
Input[3] => Extnd_MUX:inst.data3x[35]
Input[3] => Extnd_MUX:inst.data3x[3]
Input[4] => Extnd_MUX:inst.data0x[35]
Input[4] => Extnd_MUX:inst.data1x[4]
Input[4] => Extnd_MUX:inst.data2x[4]
Input[4] => Extnd_MUX:inst.data3x[36]
Input[4] => Extnd_MUX:inst.data3x[4]
Input[5] => Extnd_MUX:inst.data0x[36]
Input[5] => Extnd_MUX:inst.data1x[5]
Input[5] => Extnd_MUX:inst.data2x[5]
Input[5] => Extnd_MUX:inst.data3x[37]
Input[5] => Extnd_MUX:inst.data3x[5]
Input[6] => Extnd_MUX:inst.data0x[37]
Input[6] => Extnd_MUX:inst.data1x[6]
Input[6] => Extnd_MUX:inst.data2x[6]
Input[6] => Extnd_MUX:inst.data3x[38]
Input[6] => Extnd_MUX:inst.data3x[6]
Input[7] => Extnd_MUX:inst.data0x[38]
Input[7] => Extnd_MUX:inst.data1x[7]
Input[7] => Extnd_MUX:inst.data2x[7]
Input[7] => Extnd_MUX:inst.data3x[39]
Input[7] => Extnd_MUX:inst.data3x[7]
Input[8] => Extnd_MUX:inst.data0x[39]
Input[8] => Extnd_MUX:inst.data1x[8]
Input[8] => Extnd_MUX:inst.data2x[8]
Input[8] => Extnd_MUX:inst.data3x[40]
Input[8] => Extnd_MUX:inst.data3x[8]
Input[9] => Extnd_MUX:inst.data0x[40]
Input[9] => Extnd_MUX:inst.data1x[9]
Input[9] => Extnd_MUX:inst.data2x[9]
Input[9] => Extnd_MUX:inst.data3x[41]
Input[9] => Extnd_MUX:inst.data3x[9]
Input[10] => Extnd_MUX:inst.data0x[41]
Input[10] => Extnd_MUX:inst.data1x[10]
Input[10] => Extnd_MUX:inst.data2x[10]
Input[10] => Extnd_MUX:inst.data3x[42]
Input[10] => Extnd_MUX:inst.data3x[10]
Input[11] => Extnd_MUX:inst.data0x[42]
Input[11] => Extnd_MUX:inst.data1x[11]
Input[11] => Extnd_MUX:inst.data2x[11]
Input[11] => Extnd_MUX:inst.data3x[43]
Input[11] => Extnd_MUX:inst.data3x[11]
Input[12] => Extnd_MUX:inst.data0x[43]
Input[12] => Extnd_MUX:inst.data1x[12]
Input[12] => Extnd_MUX:inst.data2x[12]
Input[12] => Extnd_MUX:inst.data3x[44]
Input[12] => Extnd_MUX:inst.data3x[12]
Input[13] => Extnd_MUX:inst.data0x[44]
Input[13] => Extnd_MUX:inst.data1x[13]
Input[13] => Extnd_MUX:inst.data2x[13]
Input[13] => Extnd_MUX:inst.data3x[45]
Input[13] => Extnd_MUX:inst.data3x[13]
Input[14] => Extnd_MUX:inst.data0x[45]
Input[14] => Extnd_MUX:inst.data1x[14]
Input[14] => Extnd_MUX:inst.data2x[14]
Input[14] => Extnd_MUX:inst.data3x[46]
Input[14] => Extnd_MUX:inst.data3x[14]
Input[15] => Extnd_MUX:inst.data0x[46]
Input[15] => Extnd_MUX:inst.data1x[15]
Input[15] => Extnd_MUX:inst.data2x[15]
Input[15] => Extnd_MUX:inst.data3x[47]
Input[15] => Extnd_MUX:inst.data3x[15]
Input[16] => Extnd_MUX:inst.data0x[47]
Input[16] => Extnd_MUX:inst.data1x[16]
Input[16] => Extnd_MUX:inst.data2x[16]
Input[16] => Extnd_MUX:inst.data3x[48]
Input[16] => Extnd_MUX:inst.data3x[16]
Input[17] => Extnd_MUX:inst.data0x[48]
Input[17] => Extnd_MUX:inst.data1x[17]
Input[17] => Extnd_MUX:inst.data2x[17]
Input[17] => Extnd_MUX:inst.data3x[49]
Input[17] => Extnd_MUX:inst.data3x[17]
Input[18] => Extnd_MUX:inst.data0x[49]
Input[18] => Extnd_MUX:inst.data1x[18]
Input[18] => Extnd_MUX:inst.data2x[18]
Input[18] => Extnd_MUX:inst.data3x[50]
Input[18] => Extnd_MUX:inst.data3x[18]
Input[19] => Extnd_MUX:inst.data0x[50]
Input[19] => Extnd_MUX:inst.data1x[19]
Input[19] => Extnd_MUX:inst.data2x[19]
Input[19] => Extnd_MUX:inst.data3x[51]
Input[19] => Extnd_MUX:inst.data3x[19]
Input[20] => Extnd_MUX:inst.data0x[51]
Input[20] => Extnd_MUX:inst.data1x[20]
Input[20] => Extnd_MUX:inst.data2x[20]
Input[20] => Extnd_MUX:inst.data3x[52]
Input[20] => Extnd_MUX:inst.data3x[20]
Input[21] => Extnd_MUX:inst.data0x[52]
Input[21] => Extnd_MUX:inst.data1x[21]
Input[21] => Extnd_MUX:inst.data2x[21]
Input[21] => Extnd_MUX:inst.data3x[53]
Input[21] => Extnd_MUX:inst.data3x[21]
Input[22] => Extnd_MUX:inst.data0x[53]
Input[22] => Extnd_MUX:inst.data1x[22]
Input[22] => Extnd_MUX:inst.data2x[22]
Input[22] => Extnd_MUX:inst.data3x[54]
Input[22] => Extnd_MUX:inst.data3x[22]
Input[23] => Extnd_MUX:inst.data0x[54]
Input[23] => Extnd_MUX:inst.data1x[23]
Input[23] => Extnd_MUX:inst.data2x[23]
Input[23] => Extnd_MUX:inst.data3x[55]
Input[23] => Extnd_MUX:inst.data3x[23]
Input[24] => Extnd_MUX:inst.data0x[55]
Input[24] => Extnd_MUX:inst.data1x[24]
Input[24] => Extnd_MUX:inst.data2x[24]
Input[24] => Extnd_MUX:inst.data3x[56]
Input[24] => Extnd_MUX:inst.data3x[24]
Input[25] => Extnd_MUX:inst.data0x[56]
Input[25] => Extnd_MUX:inst.data1x[25]
Input[25] => Extnd_MUX:inst.data2x[25]
Input[25] => Extnd_MUX:inst.data3x[57]
Input[25] => Extnd_MUX:inst.data3x[25]
Input[26] => Extnd_MUX:inst.data0x[57]
Input[26] => Extnd_MUX:inst.data1x[26]
Input[26] => Extnd_MUX:inst.data2x[26]
Input[26] => Extnd_MUX:inst.data3x[58]
Input[26] => Extnd_MUX:inst.data3x[26]
Input[27] => Extnd_MUX:inst.data0x[58]
Input[27] => Extnd_MUX:inst.data1x[27]
Input[27] => Extnd_MUX:inst.data2x[27]
Input[27] => Extnd_MUX:inst.data3x[59]
Input[27] => Extnd_MUX:inst.data3x[27]
Input[28] => Extnd_MUX:inst.data0x[59]
Input[28] => Extnd_MUX:inst.data1x[28]
Input[28] => Extnd_MUX:inst.data2x[28]
Input[28] => Extnd_MUX:inst.data3x[60]
Input[28] => Extnd_MUX:inst.data3x[28]
Input[29] => Extnd_MUX:inst.data0x[60]
Input[29] => Extnd_MUX:inst.data1x[29]
Input[29] => Extnd_MUX:inst.data2x[29]
Input[29] => Extnd_MUX:inst.data3x[61]
Input[29] => Extnd_MUX:inst.data3x[29]
Input[30] => Extnd_MUX:inst.data0x[61]
Input[30] => Extnd_MUX:inst.data1x[30]
Input[30] => Extnd_MUX:inst.data2x[30]
Input[30] => Extnd_MUX:inst.data3x[62]
Input[30] => Extnd_MUX:inst.data3x[30]
Input[31] => Extnd_MUX:inst.data0x[62]
Input[31] => Extnd_MUX:inst.data1x[31]
Input[31] => Extnd_MUX:inst.data2x[31]
Input[31] => Extnd_MUX:inst.data3x[31]
Input[31] => Extnd_MUX:inst.data2x[62]
Input[31] => Extnd_MUX:inst.data2x[61]
Input[31] => Extnd_MUX:inst.data2x[60]
Input[31] => Extnd_MUX:inst.data2x[59]
Input[31] => Extnd_MUX:inst.data2x[58]
Input[31] => Extnd_MUX:inst.data2x[57]
Input[31] => Extnd_MUX:inst.data2x[56]
Input[31] => Extnd_MUX:inst.data2x[55]
Input[31] => Extnd_MUX:inst.data2x[54]
Input[31] => Extnd_MUX:inst.data2x[53]
Input[31] => Extnd_MUX:inst.data2x[52]
Input[31] => Extnd_MUX:inst.data2x[51]
Input[31] => Extnd_MUX:inst.data2x[50]
Input[31] => Extnd_MUX:inst.data2x[49]
Input[31] => Extnd_MUX:inst.data2x[48]
Input[31] => Extnd_MUX:inst.data2x[47]
Input[31] => Extnd_MUX:inst.data2x[46]
Input[31] => Extnd_MUX:inst.data2x[45]
Input[31] => Extnd_MUX:inst.data2x[44]
Input[31] => Extnd_MUX:inst.data2x[43]
Input[31] => Extnd_MUX:inst.data2x[42]
Input[31] => Extnd_MUX:inst.data2x[41]
Input[31] => Extnd_MUX:inst.data2x[40]
Input[31] => Extnd_MUX:inst.data2x[39]
Input[31] => Extnd_MUX:inst.data2x[38]
Input[31] => Extnd_MUX:inst.data2x[37]
Input[31] => Extnd_MUX:inst.data2x[36]
Input[31] => Extnd_MUX:inst.data2x[35]
Input[31] => Extnd_MUX:inst.data2x[34]
Input[31] => Extnd_MUX:inst.data2x[33]
Input[31] => Extnd_MUX:inst.data2x[32]
ShiftOp[0] => Extnd_MUX:inst.sel[0]
ShiftOp[1] => Extnd_MUX:inst.sel[1]


|Lab2_2|Shifter:inst4|extender_module:inst3|Extnd_MUX:inst
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data0x[32] => sub_wire1[32].IN1
data0x[33] => sub_wire1[33].IN1
data0x[34] => sub_wire1[34].IN1
data0x[35] => sub_wire1[35].IN1
data0x[36] => sub_wire1[36].IN1
data0x[37] => sub_wire1[37].IN1
data0x[38] => sub_wire1[38].IN1
data0x[39] => sub_wire1[39].IN1
data0x[40] => sub_wire1[40].IN1
data0x[41] => sub_wire1[41].IN1
data0x[42] => sub_wire1[42].IN1
data0x[43] => sub_wire1[43].IN1
data0x[44] => sub_wire1[44].IN1
data0x[45] => sub_wire1[45].IN1
data0x[46] => sub_wire1[46].IN1
data0x[47] => sub_wire1[47].IN1
data0x[48] => sub_wire1[48].IN1
data0x[49] => sub_wire1[49].IN1
data0x[50] => sub_wire1[50].IN1
data0x[51] => sub_wire1[51].IN1
data0x[52] => sub_wire1[52].IN1
data0x[53] => sub_wire1[53].IN1
data0x[54] => sub_wire1[54].IN1
data0x[55] => sub_wire1[55].IN1
data0x[56] => sub_wire1[56].IN1
data0x[57] => sub_wire1[57].IN1
data0x[58] => sub_wire1[58].IN1
data0x[59] => sub_wire1[59].IN1
data0x[60] => sub_wire1[60].IN1
data0x[61] => sub_wire1[61].IN1
data0x[62] => sub_wire1[62].IN1
data1x[0] => sub_wire1[63].IN1
data1x[1] => sub_wire1[64].IN1
data1x[2] => sub_wire1[65].IN1
data1x[3] => sub_wire1[66].IN1
data1x[4] => sub_wire1[67].IN1
data1x[5] => sub_wire1[68].IN1
data1x[6] => sub_wire1[69].IN1
data1x[7] => sub_wire1[70].IN1
data1x[8] => sub_wire1[71].IN1
data1x[9] => sub_wire1[72].IN1
data1x[10] => sub_wire1[73].IN1
data1x[11] => sub_wire1[74].IN1
data1x[12] => sub_wire1[75].IN1
data1x[13] => sub_wire1[76].IN1
data1x[14] => sub_wire1[77].IN1
data1x[15] => sub_wire1[78].IN1
data1x[16] => sub_wire1[79].IN1
data1x[17] => sub_wire1[80].IN1
data1x[18] => sub_wire1[81].IN1
data1x[19] => sub_wire1[82].IN1
data1x[20] => sub_wire1[83].IN1
data1x[21] => sub_wire1[84].IN1
data1x[22] => sub_wire1[85].IN1
data1x[23] => sub_wire1[86].IN1
data1x[24] => sub_wire1[87].IN1
data1x[25] => sub_wire1[88].IN1
data1x[26] => sub_wire1[89].IN1
data1x[27] => sub_wire1[90].IN1
data1x[28] => sub_wire1[91].IN1
data1x[29] => sub_wire1[92].IN1
data1x[30] => sub_wire1[93].IN1
data1x[31] => sub_wire1[94].IN1
data1x[32] => sub_wire1[95].IN1
data1x[33] => sub_wire1[96].IN1
data1x[34] => sub_wire1[97].IN1
data1x[35] => sub_wire1[98].IN1
data1x[36] => sub_wire1[99].IN1
data1x[37] => sub_wire1[100].IN1
data1x[38] => sub_wire1[101].IN1
data1x[39] => sub_wire1[102].IN1
data1x[40] => sub_wire1[103].IN1
data1x[41] => sub_wire1[104].IN1
data1x[42] => sub_wire1[105].IN1
data1x[43] => sub_wire1[106].IN1
data1x[44] => sub_wire1[107].IN1
data1x[45] => sub_wire1[108].IN1
data1x[46] => sub_wire1[109].IN1
data1x[47] => sub_wire1[110].IN1
data1x[48] => sub_wire1[111].IN1
data1x[49] => sub_wire1[112].IN1
data1x[50] => sub_wire1[113].IN1
data1x[51] => sub_wire1[114].IN1
data1x[52] => sub_wire1[115].IN1
data1x[53] => sub_wire1[116].IN1
data1x[54] => sub_wire1[117].IN1
data1x[55] => sub_wire1[118].IN1
data1x[56] => sub_wire1[119].IN1
data1x[57] => sub_wire1[120].IN1
data1x[58] => sub_wire1[121].IN1
data1x[59] => sub_wire1[122].IN1
data1x[60] => sub_wire1[123].IN1
data1x[61] => sub_wire1[124].IN1
data1x[62] => sub_wire1[125].IN1
data2x[0] => sub_wire1[126].IN1
data2x[1] => sub_wire1[127].IN1
data2x[2] => sub_wire1[128].IN1
data2x[3] => sub_wire1[129].IN1
data2x[4] => sub_wire1[130].IN1
data2x[5] => sub_wire1[131].IN1
data2x[6] => sub_wire1[132].IN1
data2x[7] => sub_wire1[133].IN1
data2x[8] => sub_wire1[134].IN1
data2x[9] => sub_wire1[135].IN1
data2x[10] => sub_wire1[136].IN1
data2x[11] => sub_wire1[137].IN1
data2x[12] => sub_wire1[138].IN1
data2x[13] => sub_wire1[139].IN1
data2x[14] => sub_wire1[140].IN1
data2x[15] => sub_wire1[141].IN1
data2x[16] => sub_wire1[142].IN1
data2x[17] => sub_wire1[143].IN1
data2x[18] => sub_wire1[144].IN1
data2x[19] => sub_wire1[145].IN1
data2x[20] => sub_wire1[146].IN1
data2x[21] => sub_wire1[147].IN1
data2x[22] => sub_wire1[148].IN1
data2x[23] => sub_wire1[149].IN1
data2x[24] => sub_wire1[150].IN1
data2x[25] => sub_wire1[151].IN1
data2x[26] => sub_wire1[152].IN1
data2x[27] => sub_wire1[153].IN1
data2x[28] => sub_wire1[154].IN1
data2x[29] => sub_wire1[155].IN1
data2x[30] => sub_wire1[156].IN1
data2x[31] => sub_wire1[157].IN1
data2x[32] => sub_wire1[158].IN1
data2x[33] => sub_wire1[159].IN1
data2x[34] => sub_wire1[160].IN1
data2x[35] => sub_wire1[161].IN1
data2x[36] => sub_wire1[162].IN1
data2x[37] => sub_wire1[163].IN1
data2x[38] => sub_wire1[164].IN1
data2x[39] => sub_wire1[165].IN1
data2x[40] => sub_wire1[166].IN1
data2x[41] => sub_wire1[167].IN1
data2x[42] => sub_wire1[168].IN1
data2x[43] => sub_wire1[169].IN1
data2x[44] => sub_wire1[170].IN1
data2x[45] => sub_wire1[171].IN1
data2x[46] => sub_wire1[172].IN1
data2x[47] => sub_wire1[173].IN1
data2x[48] => sub_wire1[174].IN1
data2x[49] => sub_wire1[175].IN1
data2x[50] => sub_wire1[176].IN1
data2x[51] => sub_wire1[177].IN1
data2x[52] => sub_wire1[178].IN1
data2x[53] => sub_wire1[179].IN1
data2x[54] => sub_wire1[180].IN1
data2x[55] => sub_wire1[181].IN1
data2x[56] => sub_wire1[182].IN1
data2x[57] => sub_wire1[183].IN1
data2x[58] => sub_wire1[184].IN1
data2x[59] => sub_wire1[185].IN1
data2x[60] => sub_wire1[186].IN1
data2x[61] => sub_wire1[187].IN1
data2x[62] => sub_wire1[188].IN1
data3x[0] => sub_wire1[189].IN1
data3x[1] => sub_wire1[190].IN1
data3x[2] => sub_wire1[191].IN1
data3x[3] => sub_wire1[192].IN1
data3x[4] => sub_wire1[193].IN1
data3x[5] => sub_wire1[194].IN1
data3x[6] => sub_wire1[195].IN1
data3x[7] => sub_wire1[196].IN1
data3x[8] => sub_wire1[197].IN1
data3x[9] => sub_wire1[198].IN1
data3x[10] => sub_wire1[199].IN1
data3x[11] => sub_wire1[200].IN1
data3x[12] => sub_wire1[201].IN1
data3x[13] => sub_wire1[202].IN1
data3x[14] => sub_wire1[203].IN1
data3x[15] => sub_wire1[204].IN1
data3x[16] => sub_wire1[205].IN1
data3x[17] => sub_wire1[206].IN1
data3x[18] => sub_wire1[207].IN1
data3x[19] => sub_wire1[208].IN1
data3x[20] => sub_wire1[209].IN1
data3x[21] => sub_wire1[210].IN1
data3x[22] => sub_wire1[211].IN1
data3x[23] => sub_wire1[212].IN1
data3x[24] => sub_wire1[213].IN1
data3x[25] => sub_wire1[214].IN1
data3x[26] => sub_wire1[215].IN1
data3x[27] => sub_wire1[216].IN1
data3x[28] => sub_wire1[217].IN1
data3x[29] => sub_wire1[218].IN1
data3x[30] => sub_wire1[219].IN1
data3x[31] => sub_wire1[220].IN1
data3x[32] => sub_wire1[221].IN1
data3x[33] => sub_wire1[222].IN1
data3x[34] => sub_wire1[223].IN1
data3x[35] => sub_wire1[224].IN1
data3x[36] => sub_wire1[225].IN1
data3x[37] => sub_wire1[226].IN1
data3x[38] => sub_wire1[227].IN1
data3x[39] => sub_wire1[228].IN1
data3x[40] => sub_wire1[229].IN1
data3x[41] => sub_wire1[230].IN1
data3x[42] => sub_wire1[231].IN1
data3x[43] => sub_wire1[232].IN1
data3x[44] => sub_wire1[233].IN1
data3x[45] => sub_wire1[234].IN1
data3x[46] => sub_wire1[235].IN1
data3x[47] => sub_wire1[236].IN1
data3x[48] => sub_wire1[237].IN1
data3x[49] => sub_wire1[238].IN1
data3x[50] => sub_wire1[239].IN1
data3x[51] => sub_wire1[240].IN1
data3x[52] => sub_wire1[241].IN1
data3x[53] => sub_wire1[242].IN1
data3x[54] => sub_wire1[243].IN1
data3x[55] => sub_wire1[244].IN1
data3x[56] => sub_wire1[245].IN1
data3x[57] => sub_wire1[246].IN1
data3x[58] => sub_wire1[247].IN1
data3x[59] => sub_wire1[248].IN1
data3x[60] => sub_wire1[249].IN1
data3x[61] => sub_wire1[250].IN1
data3x[62] => sub_wire1[251].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result
result[32] <= lpm_mux:LPM_MUX_component.result
result[33] <= lpm_mux:LPM_MUX_component.result
result[34] <= lpm_mux:LPM_MUX_component.result
result[35] <= lpm_mux:LPM_MUX_component.result
result[36] <= lpm_mux:LPM_MUX_component.result
result[37] <= lpm_mux:LPM_MUX_component.result
result[38] <= lpm_mux:LPM_MUX_component.result
result[39] <= lpm_mux:LPM_MUX_component.result
result[40] <= lpm_mux:LPM_MUX_component.result
result[41] <= lpm_mux:LPM_MUX_component.result
result[42] <= lpm_mux:LPM_MUX_component.result
result[43] <= lpm_mux:LPM_MUX_component.result
result[44] <= lpm_mux:LPM_MUX_component.result
result[45] <= lpm_mux:LPM_MUX_component.result
result[46] <= lpm_mux:LPM_MUX_component.result
result[47] <= lpm_mux:LPM_MUX_component.result
result[48] <= lpm_mux:LPM_MUX_component.result
result[49] <= lpm_mux:LPM_MUX_component.result
result[50] <= lpm_mux:LPM_MUX_component.result
result[51] <= lpm_mux:LPM_MUX_component.result
result[52] <= lpm_mux:LPM_MUX_component.result
result[53] <= lpm_mux:LPM_MUX_component.result
result[54] <= lpm_mux:LPM_MUX_component.result
result[55] <= lpm_mux:LPM_MUX_component.result
result[56] <= lpm_mux:LPM_MUX_component.result
result[57] <= lpm_mux:LPM_MUX_component.result
result[58] <= lpm_mux:LPM_MUX_component.result
result[59] <= lpm_mux:LPM_MUX_component.result
result[60] <= lpm_mux:LPM_MUX_component.result
result[61] <= lpm_mux:LPM_MUX_component.result
result[62] <= lpm_mux:LPM_MUX_component.result


|Lab2_2|Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_klc:auto_generated.data[0]
data[0][1] => mux_klc:auto_generated.data[1]
data[0][2] => mux_klc:auto_generated.data[2]
data[0][3] => mux_klc:auto_generated.data[3]
data[0][4] => mux_klc:auto_generated.data[4]
data[0][5] => mux_klc:auto_generated.data[5]
data[0][6] => mux_klc:auto_generated.data[6]
data[0][7] => mux_klc:auto_generated.data[7]
data[0][8] => mux_klc:auto_generated.data[8]
data[0][9] => mux_klc:auto_generated.data[9]
data[0][10] => mux_klc:auto_generated.data[10]
data[0][11] => mux_klc:auto_generated.data[11]
data[0][12] => mux_klc:auto_generated.data[12]
data[0][13] => mux_klc:auto_generated.data[13]
data[0][14] => mux_klc:auto_generated.data[14]
data[0][15] => mux_klc:auto_generated.data[15]
data[0][16] => mux_klc:auto_generated.data[16]
data[0][17] => mux_klc:auto_generated.data[17]
data[0][18] => mux_klc:auto_generated.data[18]
data[0][19] => mux_klc:auto_generated.data[19]
data[0][20] => mux_klc:auto_generated.data[20]
data[0][21] => mux_klc:auto_generated.data[21]
data[0][22] => mux_klc:auto_generated.data[22]
data[0][23] => mux_klc:auto_generated.data[23]
data[0][24] => mux_klc:auto_generated.data[24]
data[0][25] => mux_klc:auto_generated.data[25]
data[0][26] => mux_klc:auto_generated.data[26]
data[0][27] => mux_klc:auto_generated.data[27]
data[0][28] => mux_klc:auto_generated.data[28]
data[0][29] => mux_klc:auto_generated.data[29]
data[0][30] => mux_klc:auto_generated.data[30]
data[0][31] => mux_klc:auto_generated.data[31]
data[0][32] => mux_klc:auto_generated.data[32]
data[0][33] => mux_klc:auto_generated.data[33]
data[0][34] => mux_klc:auto_generated.data[34]
data[0][35] => mux_klc:auto_generated.data[35]
data[0][36] => mux_klc:auto_generated.data[36]
data[0][37] => mux_klc:auto_generated.data[37]
data[0][38] => mux_klc:auto_generated.data[38]
data[0][39] => mux_klc:auto_generated.data[39]
data[0][40] => mux_klc:auto_generated.data[40]
data[0][41] => mux_klc:auto_generated.data[41]
data[0][42] => mux_klc:auto_generated.data[42]
data[0][43] => mux_klc:auto_generated.data[43]
data[0][44] => mux_klc:auto_generated.data[44]
data[0][45] => mux_klc:auto_generated.data[45]
data[0][46] => mux_klc:auto_generated.data[46]
data[0][47] => mux_klc:auto_generated.data[47]
data[0][48] => mux_klc:auto_generated.data[48]
data[0][49] => mux_klc:auto_generated.data[49]
data[0][50] => mux_klc:auto_generated.data[50]
data[0][51] => mux_klc:auto_generated.data[51]
data[0][52] => mux_klc:auto_generated.data[52]
data[0][53] => mux_klc:auto_generated.data[53]
data[0][54] => mux_klc:auto_generated.data[54]
data[0][55] => mux_klc:auto_generated.data[55]
data[0][56] => mux_klc:auto_generated.data[56]
data[0][57] => mux_klc:auto_generated.data[57]
data[0][58] => mux_klc:auto_generated.data[58]
data[0][59] => mux_klc:auto_generated.data[59]
data[0][60] => mux_klc:auto_generated.data[60]
data[0][61] => mux_klc:auto_generated.data[61]
data[0][62] => mux_klc:auto_generated.data[62]
data[1][0] => mux_klc:auto_generated.data[63]
data[1][1] => mux_klc:auto_generated.data[64]
data[1][2] => mux_klc:auto_generated.data[65]
data[1][3] => mux_klc:auto_generated.data[66]
data[1][4] => mux_klc:auto_generated.data[67]
data[1][5] => mux_klc:auto_generated.data[68]
data[1][6] => mux_klc:auto_generated.data[69]
data[1][7] => mux_klc:auto_generated.data[70]
data[1][8] => mux_klc:auto_generated.data[71]
data[1][9] => mux_klc:auto_generated.data[72]
data[1][10] => mux_klc:auto_generated.data[73]
data[1][11] => mux_klc:auto_generated.data[74]
data[1][12] => mux_klc:auto_generated.data[75]
data[1][13] => mux_klc:auto_generated.data[76]
data[1][14] => mux_klc:auto_generated.data[77]
data[1][15] => mux_klc:auto_generated.data[78]
data[1][16] => mux_klc:auto_generated.data[79]
data[1][17] => mux_klc:auto_generated.data[80]
data[1][18] => mux_klc:auto_generated.data[81]
data[1][19] => mux_klc:auto_generated.data[82]
data[1][20] => mux_klc:auto_generated.data[83]
data[1][21] => mux_klc:auto_generated.data[84]
data[1][22] => mux_klc:auto_generated.data[85]
data[1][23] => mux_klc:auto_generated.data[86]
data[1][24] => mux_klc:auto_generated.data[87]
data[1][25] => mux_klc:auto_generated.data[88]
data[1][26] => mux_klc:auto_generated.data[89]
data[1][27] => mux_klc:auto_generated.data[90]
data[1][28] => mux_klc:auto_generated.data[91]
data[1][29] => mux_klc:auto_generated.data[92]
data[1][30] => mux_klc:auto_generated.data[93]
data[1][31] => mux_klc:auto_generated.data[94]
data[1][32] => mux_klc:auto_generated.data[95]
data[1][33] => mux_klc:auto_generated.data[96]
data[1][34] => mux_klc:auto_generated.data[97]
data[1][35] => mux_klc:auto_generated.data[98]
data[1][36] => mux_klc:auto_generated.data[99]
data[1][37] => mux_klc:auto_generated.data[100]
data[1][38] => mux_klc:auto_generated.data[101]
data[1][39] => mux_klc:auto_generated.data[102]
data[1][40] => mux_klc:auto_generated.data[103]
data[1][41] => mux_klc:auto_generated.data[104]
data[1][42] => mux_klc:auto_generated.data[105]
data[1][43] => mux_klc:auto_generated.data[106]
data[1][44] => mux_klc:auto_generated.data[107]
data[1][45] => mux_klc:auto_generated.data[108]
data[1][46] => mux_klc:auto_generated.data[109]
data[1][47] => mux_klc:auto_generated.data[110]
data[1][48] => mux_klc:auto_generated.data[111]
data[1][49] => mux_klc:auto_generated.data[112]
data[1][50] => mux_klc:auto_generated.data[113]
data[1][51] => mux_klc:auto_generated.data[114]
data[1][52] => mux_klc:auto_generated.data[115]
data[1][53] => mux_klc:auto_generated.data[116]
data[1][54] => mux_klc:auto_generated.data[117]
data[1][55] => mux_klc:auto_generated.data[118]
data[1][56] => mux_klc:auto_generated.data[119]
data[1][57] => mux_klc:auto_generated.data[120]
data[1][58] => mux_klc:auto_generated.data[121]
data[1][59] => mux_klc:auto_generated.data[122]
data[1][60] => mux_klc:auto_generated.data[123]
data[1][61] => mux_klc:auto_generated.data[124]
data[1][62] => mux_klc:auto_generated.data[125]
data[2][0] => mux_klc:auto_generated.data[126]
data[2][1] => mux_klc:auto_generated.data[127]
data[2][2] => mux_klc:auto_generated.data[128]
data[2][3] => mux_klc:auto_generated.data[129]
data[2][4] => mux_klc:auto_generated.data[130]
data[2][5] => mux_klc:auto_generated.data[131]
data[2][6] => mux_klc:auto_generated.data[132]
data[2][7] => mux_klc:auto_generated.data[133]
data[2][8] => mux_klc:auto_generated.data[134]
data[2][9] => mux_klc:auto_generated.data[135]
data[2][10] => mux_klc:auto_generated.data[136]
data[2][11] => mux_klc:auto_generated.data[137]
data[2][12] => mux_klc:auto_generated.data[138]
data[2][13] => mux_klc:auto_generated.data[139]
data[2][14] => mux_klc:auto_generated.data[140]
data[2][15] => mux_klc:auto_generated.data[141]
data[2][16] => mux_klc:auto_generated.data[142]
data[2][17] => mux_klc:auto_generated.data[143]
data[2][18] => mux_klc:auto_generated.data[144]
data[2][19] => mux_klc:auto_generated.data[145]
data[2][20] => mux_klc:auto_generated.data[146]
data[2][21] => mux_klc:auto_generated.data[147]
data[2][22] => mux_klc:auto_generated.data[148]
data[2][23] => mux_klc:auto_generated.data[149]
data[2][24] => mux_klc:auto_generated.data[150]
data[2][25] => mux_klc:auto_generated.data[151]
data[2][26] => mux_klc:auto_generated.data[152]
data[2][27] => mux_klc:auto_generated.data[153]
data[2][28] => mux_klc:auto_generated.data[154]
data[2][29] => mux_klc:auto_generated.data[155]
data[2][30] => mux_klc:auto_generated.data[156]
data[2][31] => mux_klc:auto_generated.data[157]
data[2][32] => mux_klc:auto_generated.data[158]
data[2][33] => mux_klc:auto_generated.data[159]
data[2][34] => mux_klc:auto_generated.data[160]
data[2][35] => mux_klc:auto_generated.data[161]
data[2][36] => mux_klc:auto_generated.data[162]
data[2][37] => mux_klc:auto_generated.data[163]
data[2][38] => mux_klc:auto_generated.data[164]
data[2][39] => mux_klc:auto_generated.data[165]
data[2][40] => mux_klc:auto_generated.data[166]
data[2][41] => mux_klc:auto_generated.data[167]
data[2][42] => mux_klc:auto_generated.data[168]
data[2][43] => mux_klc:auto_generated.data[169]
data[2][44] => mux_klc:auto_generated.data[170]
data[2][45] => mux_klc:auto_generated.data[171]
data[2][46] => mux_klc:auto_generated.data[172]
data[2][47] => mux_klc:auto_generated.data[173]
data[2][48] => mux_klc:auto_generated.data[174]
data[2][49] => mux_klc:auto_generated.data[175]
data[2][50] => mux_klc:auto_generated.data[176]
data[2][51] => mux_klc:auto_generated.data[177]
data[2][52] => mux_klc:auto_generated.data[178]
data[2][53] => mux_klc:auto_generated.data[179]
data[2][54] => mux_klc:auto_generated.data[180]
data[2][55] => mux_klc:auto_generated.data[181]
data[2][56] => mux_klc:auto_generated.data[182]
data[2][57] => mux_klc:auto_generated.data[183]
data[2][58] => mux_klc:auto_generated.data[184]
data[2][59] => mux_klc:auto_generated.data[185]
data[2][60] => mux_klc:auto_generated.data[186]
data[2][61] => mux_klc:auto_generated.data[187]
data[2][62] => mux_klc:auto_generated.data[188]
data[3][0] => mux_klc:auto_generated.data[189]
data[3][1] => mux_klc:auto_generated.data[190]
data[3][2] => mux_klc:auto_generated.data[191]
data[3][3] => mux_klc:auto_generated.data[192]
data[3][4] => mux_klc:auto_generated.data[193]
data[3][5] => mux_klc:auto_generated.data[194]
data[3][6] => mux_klc:auto_generated.data[195]
data[3][7] => mux_klc:auto_generated.data[196]
data[3][8] => mux_klc:auto_generated.data[197]
data[3][9] => mux_klc:auto_generated.data[198]
data[3][10] => mux_klc:auto_generated.data[199]
data[3][11] => mux_klc:auto_generated.data[200]
data[3][12] => mux_klc:auto_generated.data[201]
data[3][13] => mux_klc:auto_generated.data[202]
data[3][14] => mux_klc:auto_generated.data[203]
data[3][15] => mux_klc:auto_generated.data[204]
data[3][16] => mux_klc:auto_generated.data[205]
data[3][17] => mux_klc:auto_generated.data[206]
data[3][18] => mux_klc:auto_generated.data[207]
data[3][19] => mux_klc:auto_generated.data[208]
data[3][20] => mux_klc:auto_generated.data[209]
data[3][21] => mux_klc:auto_generated.data[210]
data[3][22] => mux_klc:auto_generated.data[211]
data[3][23] => mux_klc:auto_generated.data[212]
data[3][24] => mux_klc:auto_generated.data[213]
data[3][25] => mux_klc:auto_generated.data[214]
data[3][26] => mux_klc:auto_generated.data[215]
data[3][27] => mux_klc:auto_generated.data[216]
data[3][28] => mux_klc:auto_generated.data[217]
data[3][29] => mux_klc:auto_generated.data[218]
data[3][30] => mux_klc:auto_generated.data[219]
data[3][31] => mux_klc:auto_generated.data[220]
data[3][32] => mux_klc:auto_generated.data[221]
data[3][33] => mux_klc:auto_generated.data[222]
data[3][34] => mux_klc:auto_generated.data[223]
data[3][35] => mux_klc:auto_generated.data[224]
data[3][36] => mux_klc:auto_generated.data[225]
data[3][37] => mux_klc:auto_generated.data[226]
data[3][38] => mux_klc:auto_generated.data[227]
data[3][39] => mux_klc:auto_generated.data[228]
data[3][40] => mux_klc:auto_generated.data[229]
data[3][41] => mux_klc:auto_generated.data[230]
data[3][42] => mux_klc:auto_generated.data[231]
data[3][43] => mux_klc:auto_generated.data[232]
data[3][44] => mux_klc:auto_generated.data[233]
data[3][45] => mux_klc:auto_generated.data[234]
data[3][46] => mux_klc:auto_generated.data[235]
data[3][47] => mux_klc:auto_generated.data[236]
data[3][48] => mux_klc:auto_generated.data[237]
data[3][49] => mux_klc:auto_generated.data[238]
data[3][50] => mux_klc:auto_generated.data[239]
data[3][51] => mux_klc:auto_generated.data[240]
data[3][52] => mux_klc:auto_generated.data[241]
data[3][53] => mux_klc:auto_generated.data[242]
data[3][54] => mux_klc:auto_generated.data[243]
data[3][55] => mux_klc:auto_generated.data[244]
data[3][56] => mux_klc:auto_generated.data[245]
data[3][57] => mux_klc:auto_generated.data[246]
data[3][58] => mux_klc:auto_generated.data[247]
data[3][59] => mux_klc:auto_generated.data[248]
data[3][60] => mux_klc:auto_generated.data[249]
data[3][61] => mux_klc:auto_generated.data[250]
data[3][62] => mux_klc:auto_generated.data[251]
sel[0] => mux_klc:auto_generated.sel[0]
sel[1] => mux_klc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_klc:auto_generated.result[0]
result[1] <= mux_klc:auto_generated.result[1]
result[2] <= mux_klc:auto_generated.result[2]
result[3] <= mux_klc:auto_generated.result[3]
result[4] <= mux_klc:auto_generated.result[4]
result[5] <= mux_klc:auto_generated.result[5]
result[6] <= mux_klc:auto_generated.result[6]
result[7] <= mux_klc:auto_generated.result[7]
result[8] <= mux_klc:auto_generated.result[8]
result[9] <= mux_klc:auto_generated.result[9]
result[10] <= mux_klc:auto_generated.result[10]
result[11] <= mux_klc:auto_generated.result[11]
result[12] <= mux_klc:auto_generated.result[12]
result[13] <= mux_klc:auto_generated.result[13]
result[14] <= mux_klc:auto_generated.result[14]
result[15] <= mux_klc:auto_generated.result[15]
result[16] <= mux_klc:auto_generated.result[16]
result[17] <= mux_klc:auto_generated.result[17]
result[18] <= mux_klc:auto_generated.result[18]
result[19] <= mux_klc:auto_generated.result[19]
result[20] <= mux_klc:auto_generated.result[20]
result[21] <= mux_klc:auto_generated.result[21]
result[22] <= mux_klc:auto_generated.result[22]
result[23] <= mux_klc:auto_generated.result[23]
result[24] <= mux_klc:auto_generated.result[24]
result[25] <= mux_klc:auto_generated.result[25]
result[26] <= mux_klc:auto_generated.result[26]
result[27] <= mux_klc:auto_generated.result[27]
result[28] <= mux_klc:auto_generated.result[28]
result[29] <= mux_klc:auto_generated.result[29]
result[30] <= mux_klc:auto_generated.result[30]
result[31] <= mux_klc:auto_generated.result[31]
result[32] <= mux_klc:auto_generated.result[32]
result[33] <= mux_klc:auto_generated.result[33]
result[34] <= mux_klc:auto_generated.result[34]
result[35] <= mux_klc:auto_generated.result[35]
result[36] <= mux_klc:auto_generated.result[36]
result[37] <= mux_klc:auto_generated.result[37]
result[38] <= mux_klc:auto_generated.result[38]
result[39] <= mux_klc:auto_generated.result[39]
result[40] <= mux_klc:auto_generated.result[40]
result[41] <= mux_klc:auto_generated.result[41]
result[42] <= mux_klc:auto_generated.result[42]
result[43] <= mux_klc:auto_generated.result[43]
result[44] <= mux_klc:auto_generated.result[44]
result[45] <= mux_klc:auto_generated.result[45]
result[46] <= mux_klc:auto_generated.result[46]
result[47] <= mux_klc:auto_generated.result[47]
result[48] <= mux_klc:auto_generated.result[48]
result[49] <= mux_klc:auto_generated.result[49]
result[50] <= mux_klc:auto_generated.result[50]
result[51] <= mux_klc:auto_generated.result[51]
result[52] <= mux_klc:auto_generated.result[52]
result[53] <= mux_klc:auto_generated.result[53]
result[54] <= mux_klc:auto_generated.result[54]
result[55] <= mux_klc:auto_generated.result[55]
result[56] <= mux_klc:auto_generated.result[56]
result[57] <= mux_klc:auto_generated.result[57]
result[58] <= mux_klc:auto_generated.result[58]
result[59] <= mux_klc:auto_generated.result[59]
result[60] <= mux_klc:auto_generated.result[60]
result[61] <= mux_klc:auto_generated.result[61]
result[62] <= mux_klc:auto_generated.result[62]


|Lab2_2|Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component|mux_klc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w32_n0_mux_dataout.IN1
data[33] => l1_w33_n0_mux_dataout.IN1
data[34] => l1_w34_n0_mux_dataout.IN1
data[35] => l1_w35_n0_mux_dataout.IN1
data[36] => l1_w36_n0_mux_dataout.IN1
data[37] => l1_w37_n0_mux_dataout.IN1
data[38] => l1_w38_n0_mux_dataout.IN1
data[39] => l1_w39_n0_mux_dataout.IN1
data[40] => l1_w40_n0_mux_dataout.IN1
data[41] => l1_w41_n0_mux_dataout.IN1
data[42] => l1_w42_n0_mux_dataout.IN1
data[43] => l1_w43_n0_mux_dataout.IN1
data[44] => l1_w44_n0_mux_dataout.IN1
data[45] => l1_w45_n0_mux_dataout.IN1
data[46] => l1_w46_n0_mux_dataout.IN1
data[47] => l1_w47_n0_mux_dataout.IN1
data[48] => l1_w48_n0_mux_dataout.IN1
data[49] => l1_w49_n0_mux_dataout.IN1
data[50] => l1_w50_n0_mux_dataout.IN1
data[51] => l1_w51_n0_mux_dataout.IN1
data[52] => l1_w52_n0_mux_dataout.IN1
data[53] => l1_w53_n0_mux_dataout.IN1
data[54] => l1_w54_n0_mux_dataout.IN1
data[55] => l1_w55_n0_mux_dataout.IN1
data[56] => l1_w56_n0_mux_dataout.IN1
data[57] => l1_w57_n0_mux_dataout.IN1
data[58] => l1_w58_n0_mux_dataout.IN1
data[59] => l1_w59_n0_mux_dataout.IN1
data[60] => l1_w60_n0_mux_dataout.IN1
data[61] => l1_w61_n0_mux_dataout.IN1
data[62] => l1_w62_n0_mux_dataout.IN1
data[63] => l1_w0_n0_mux_dataout.IN1
data[64] => l1_w1_n0_mux_dataout.IN1
data[65] => l1_w2_n0_mux_dataout.IN1
data[66] => l1_w3_n0_mux_dataout.IN1
data[67] => l1_w4_n0_mux_dataout.IN1
data[68] => l1_w5_n0_mux_dataout.IN1
data[69] => l1_w6_n0_mux_dataout.IN1
data[70] => l1_w7_n0_mux_dataout.IN1
data[71] => l1_w8_n0_mux_dataout.IN1
data[72] => l1_w9_n0_mux_dataout.IN1
data[73] => l1_w10_n0_mux_dataout.IN1
data[74] => l1_w11_n0_mux_dataout.IN1
data[75] => l1_w12_n0_mux_dataout.IN1
data[76] => l1_w13_n0_mux_dataout.IN1
data[77] => l1_w14_n0_mux_dataout.IN1
data[78] => l1_w15_n0_mux_dataout.IN1
data[79] => l1_w16_n0_mux_dataout.IN1
data[80] => l1_w17_n0_mux_dataout.IN1
data[81] => l1_w18_n0_mux_dataout.IN1
data[82] => l1_w19_n0_mux_dataout.IN1
data[83] => l1_w20_n0_mux_dataout.IN1
data[84] => l1_w21_n0_mux_dataout.IN1
data[85] => l1_w22_n0_mux_dataout.IN1
data[86] => l1_w23_n0_mux_dataout.IN1
data[87] => l1_w24_n0_mux_dataout.IN1
data[88] => l1_w25_n0_mux_dataout.IN1
data[89] => l1_w26_n0_mux_dataout.IN1
data[90] => l1_w27_n0_mux_dataout.IN1
data[91] => l1_w28_n0_mux_dataout.IN1
data[92] => l1_w29_n0_mux_dataout.IN1
data[93] => l1_w30_n0_mux_dataout.IN1
data[94] => l1_w31_n0_mux_dataout.IN1
data[95] => l1_w32_n0_mux_dataout.IN1
data[96] => l1_w33_n0_mux_dataout.IN1
data[97] => l1_w34_n0_mux_dataout.IN1
data[98] => l1_w35_n0_mux_dataout.IN1
data[99] => l1_w36_n0_mux_dataout.IN1
data[100] => l1_w37_n0_mux_dataout.IN1
data[101] => l1_w38_n0_mux_dataout.IN1
data[102] => l1_w39_n0_mux_dataout.IN1
data[103] => l1_w40_n0_mux_dataout.IN1
data[104] => l1_w41_n0_mux_dataout.IN1
data[105] => l1_w42_n0_mux_dataout.IN1
data[106] => l1_w43_n0_mux_dataout.IN1
data[107] => l1_w44_n0_mux_dataout.IN1
data[108] => l1_w45_n0_mux_dataout.IN1
data[109] => l1_w46_n0_mux_dataout.IN1
data[110] => l1_w47_n0_mux_dataout.IN1
data[111] => l1_w48_n0_mux_dataout.IN1
data[112] => l1_w49_n0_mux_dataout.IN1
data[113] => l1_w50_n0_mux_dataout.IN1
data[114] => l1_w51_n0_mux_dataout.IN1
data[115] => l1_w52_n0_mux_dataout.IN1
data[116] => l1_w53_n0_mux_dataout.IN1
data[117] => l1_w54_n0_mux_dataout.IN1
data[118] => l1_w55_n0_mux_dataout.IN1
data[119] => l1_w56_n0_mux_dataout.IN1
data[120] => l1_w57_n0_mux_dataout.IN1
data[121] => l1_w58_n0_mux_dataout.IN1
data[122] => l1_w59_n0_mux_dataout.IN1
data[123] => l1_w60_n0_mux_dataout.IN1
data[124] => l1_w61_n0_mux_dataout.IN1
data[125] => l1_w62_n0_mux_dataout.IN1
data[126] => l1_w0_n1_mux_dataout.IN1
data[127] => l1_w1_n1_mux_dataout.IN1
data[128] => l1_w2_n1_mux_dataout.IN1
data[129] => l1_w3_n1_mux_dataout.IN1
data[130] => l1_w4_n1_mux_dataout.IN1
data[131] => l1_w5_n1_mux_dataout.IN1
data[132] => l1_w6_n1_mux_dataout.IN1
data[133] => l1_w7_n1_mux_dataout.IN1
data[134] => l1_w8_n1_mux_dataout.IN1
data[135] => l1_w9_n1_mux_dataout.IN1
data[136] => l1_w10_n1_mux_dataout.IN1
data[137] => l1_w11_n1_mux_dataout.IN1
data[138] => l1_w12_n1_mux_dataout.IN1
data[139] => l1_w13_n1_mux_dataout.IN1
data[140] => l1_w14_n1_mux_dataout.IN1
data[141] => l1_w15_n1_mux_dataout.IN1
data[142] => l1_w16_n1_mux_dataout.IN1
data[143] => l1_w17_n1_mux_dataout.IN1
data[144] => l1_w18_n1_mux_dataout.IN1
data[145] => l1_w19_n1_mux_dataout.IN1
data[146] => l1_w20_n1_mux_dataout.IN1
data[147] => l1_w21_n1_mux_dataout.IN1
data[148] => l1_w22_n1_mux_dataout.IN1
data[149] => l1_w23_n1_mux_dataout.IN1
data[150] => l1_w24_n1_mux_dataout.IN1
data[151] => l1_w25_n1_mux_dataout.IN1
data[152] => l1_w26_n1_mux_dataout.IN1
data[153] => l1_w27_n1_mux_dataout.IN1
data[154] => l1_w28_n1_mux_dataout.IN1
data[155] => l1_w29_n1_mux_dataout.IN1
data[156] => l1_w30_n1_mux_dataout.IN1
data[157] => l1_w31_n1_mux_dataout.IN1
data[158] => l1_w32_n1_mux_dataout.IN1
data[159] => l1_w33_n1_mux_dataout.IN1
data[160] => l1_w34_n1_mux_dataout.IN1
data[161] => l1_w35_n1_mux_dataout.IN1
data[162] => l1_w36_n1_mux_dataout.IN1
data[163] => l1_w37_n1_mux_dataout.IN1
data[164] => l1_w38_n1_mux_dataout.IN1
data[165] => l1_w39_n1_mux_dataout.IN1
data[166] => l1_w40_n1_mux_dataout.IN1
data[167] => l1_w41_n1_mux_dataout.IN1
data[168] => l1_w42_n1_mux_dataout.IN1
data[169] => l1_w43_n1_mux_dataout.IN1
data[170] => l1_w44_n1_mux_dataout.IN1
data[171] => l1_w45_n1_mux_dataout.IN1
data[172] => l1_w46_n1_mux_dataout.IN1
data[173] => l1_w47_n1_mux_dataout.IN1
data[174] => l1_w48_n1_mux_dataout.IN1
data[175] => l1_w49_n1_mux_dataout.IN1
data[176] => l1_w50_n1_mux_dataout.IN1
data[177] => l1_w51_n1_mux_dataout.IN1
data[178] => l1_w52_n1_mux_dataout.IN1
data[179] => l1_w53_n1_mux_dataout.IN1
data[180] => l1_w54_n1_mux_dataout.IN1
data[181] => l1_w55_n1_mux_dataout.IN1
data[182] => l1_w56_n1_mux_dataout.IN1
data[183] => l1_w57_n1_mux_dataout.IN1
data[184] => l1_w58_n1_mux_dataout.IN1
data[185] => l1_w59_n1_mux_dataout.IN1
data[186] => l1_w60_n1_mux_dataout.IN1
data[187] => l1_w61_n1_mux_dataout.IN1
data[188] => l1_w62_n1_mux_dataout.IN1
data[189] => l1_w0_n1_mux_dataout.IN1
data[190] => l1_w1_n1_mux_dataout.IN1
data[191] => l1_w2_n1_mux_dataout.IN1
data[192] => l1_w3_n1_mux_dataout.IN1
data[193] => l1_w4_n1_mux_dataout.IN1
data[194] => l1_w5_n1_mux_dataout.IN1
data[195] => l1_w6_n1_mux_dataout.IN1
data[196] => l1_w7_n1_mux_dataout.IN1
data[197] => l1_w8_n1_mux_dataout.IN1
data[198] => l1_w9_n1_mux_dataout.IN1
data[199] => l1_w10_n1_mux_dataout.IN1
data[200] => l1_w11_n1_mux_dataout.IN1
data[201] => l1_w12_n1_mux_dataout.IN1
data[202] => l1_w13_n1_mux_dataout.IN1
data[203] => l1_w14_n1_mux_dataout.IN1
data[204] => l1_w15_n1_mux_dataout.IN1
data[205] => l1_w16_n1_mux_dataout.IN1
data[206] => l1_w17_n1_mux_dataout.IN1
data[207] => l1_w18_n1_mux_dataout.IN1
data[208] => l1_w19_n1_mux_dataout.IN1
data[209] => l1_w20_n1_mux_dataout.IN1
data[210] => l1_w21_n1_mux_dataout.IN1
data[211] => l1_w22_n1_mux_dataout.IN1
data[212] => l1_w23_n1_mux_dataout.IN1
data[213] => l1_w24_n1_mux_dataout.IN1
data[214] => l1_w25_n1_mux_dataout.IN1
data[215] => l1_w26_n1_mux_dataout.IN1
data[216] => l1_w27_n1_mux_dataout.IN1
data[217] => l1_w28_n1_mux_dataout.IN1
data[218] => l1_w29_n1_mux_dataout.IN1
data[219] => l1_w30_n1_mux_dataout.IN1
data[220] => l1_w31_n1_mux_dataout.IN1
data[221] => l1_w32_n1_mux_dataout.IN1
data[222] => l1_w33_n1_mux_dataout.IN1
data[223] => l1_w34_n1_mux_dataout.IN1
data[224] => l1_w35_n1_mux_dataout.IN1
data[225] => l1_w36_n1_mux_dataout.IN1
data[226] => l1_w37_n1_mux_dataout.IN1
data[227] => l1_w38_n1_mux_dataout.IN1
data[228] => l1_w39_n1_mux_dataout.IN1
data[229] => l1_w40_n1_mux_dataout.IN1
data[230] => l1_w41_n1_mux_dataout.IN1
data[231] => l1_w42_n1_mux_dataout.IN1
data[232] => l1_w43_n1_mux_dataout.IN1
data[233] => l1_w44_n1_mux_dataout.IN1
data[234] => l1_w45_n1_mux_dataout.IN1
data[235] => l1_w46_n1_mux_dataout.IN1
data[236] => l1_w47_n1_mux_dataout.IN1
data[237] => l1_w48_n1_mux_dataout.IN1
data[238] => l1_w49_n1_mux_dataout.IN1
data[239] => l1_w50_n1_mux_dataout.IN1
data[240] => l1_w51_n1_mux_dataout.IN1
data[241] => l1_w52_n1_mux_dataout.IN1
data[242] => l1_w53_n1_mux_dataout.IN1
data[243] => l1_w54_n1_mux_dataout.IN1
data[244] => l1_w55_n1_mux_dataout.IN1
data[245] => l1_w56_n1_mux_dataout.IN1
data[246] => l1_w57_n1_mux_dataout.IN1
data[247] => l1_w58_n1_mux_dataout.IN1
data[248] => l1_w59_n1_mux_dataout.IN1
data[249] => l1_w60_n1_mux_dataout.IN1
data[250] => l1_w61_n1_mux_dataout.IN1
data[251] => l1_w62_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l2_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l2_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l2_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l2_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l2_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l2_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l2_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l2_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l2_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l2_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l2_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l2_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l2_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l2_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l2_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l2_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= l2_w33_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= l2_w34_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= l2_w35_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= l2_w36_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= l2_w37_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= l2_w38_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= l2_w39_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= l2_w40_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= l2_w41_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= l2_w42_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= l2_w43_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= l2_w44_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= l2_w45_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= l2_w46_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= l2_w47_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= l2_w48_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= l2_w49_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= l2_w50_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= l2_w51_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= l2_w52_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= l2_w53_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= l2_w54_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= l2_w55_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= l2_w56_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= l2_w57_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= l2_w58_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= l2_w59_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= l2_w60_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= l2_w61_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= l2_w62_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w32_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w33_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w34_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w35_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w36_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w37_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w38_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w39_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w40_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w41_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w42_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w43_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w44_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w45_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w46_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w47_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w48_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w49_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w50_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w51_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w52_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w53_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w54_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w55_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w56_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w57_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w58_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w59_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w60_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w61_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w62_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


