;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, -7
	ADD -10, 60
	SUB @10, -7
	SUB @10, -7
	MOV @-127, 100
	MOV @-127, 100
	MOV -7, <-20
	SUB #72, @200
	SUB 1, 0
	CMP -7, <-20
	CMP #72, @200
	SUB #12, @5
	JMP <127, 106
	SUB 20, @12
	SUB #100, 600
	JMP <127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	ADD #270, <1
	CMP 121, 100
	SUB @127, 106
	SPL 0, <402
	JMP @12, #5
	JMP <10, -7
	MOV -7, <-20
	SUB 12, @10
	JMP <127, 106
	ADD @270, 61
	MOV -7, <-20
	SLT -10, 60
	SUB #100, 600
	JMP @-72, #206
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	JMP <-127, 100
	JMP -7, @-620
	CMP -702, -16
	JMP @72, #200
	SUB @10, -7
	JMP <-127, 100
	JMP -7, @-620
	SPL 0, <802
	CMP -207, <-126
	CMP -1, <-20
	SUB @70, -27
	SUB @10, -7
