#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/workspace/research/ILA/autoGenILA/src/vcd_preprocess/main.cpp
../../util/verilog-vcd-parser/build/VCDScanner.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDScanner.hpp
../../util/verilog-vcd-parser/build/VCDParser.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDParser.hpp
../../util/verilog-vcd-parser/src/VCDFile.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDFile.hpp
../../util/verilog-vcd-parser/src/VCDFileParser.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDFileParser.hpp
../../util/verilog-vcd-parser/src/VCDValue.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDValue.hpp
iostream
-
vector
-
fstream
-

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDFile.hpp
map
-
string
-
vector
-
VCDTypes.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDTypes.hpp
VCDValue.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDValue.hpp

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDParser.hpp
string
-
map
-
VCDTypes.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDTypes.hpp
VCDFile.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDFile.hpp
cassert
-
cstdlib
-
iostream
-
stdexcept
-
string
-
vector
-
stack.hh
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/stack.hh
location.hh
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/location.hh
typeinfo
-
cassert
-

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDScanner.hpp
stdio.h
-
string.h
-
errno.h
-
stdlib.h
-
inttypes.h
-
unistd.h
-

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/VCDTypes.hpp
map
-
utility
-
string
-
vector
-
deque
-

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/location.hh
position.hh
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/position.hh

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/position.hh
algorithm
-
iostream
-
string
-

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/build/stack.hh
vector
-

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDFile.hpp
map
-
string
-
vector
-
VCDTypes.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDTypes.hpp
VCDValue.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDValue.hpp

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDFileParser.hpp
string
-
map
-
set
-
stack
-
limits
-
VCDParser.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDParser.hpp
VCDTypes.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDTypes.hpp
VCDFile.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDFile.hpp

/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDValue.hpp
VCDTypes.hpp
/workspace/research/ILA/autoGenILA/util/verilog-vcd-parser/src/VCDTypes.hpp

