// Seed: 1993242367
program module_0 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wand id_4
);
  uwire id_6;
  assign module_1.id_3 = 0;
  id_7 :
  assert property (@(!id_4) id_2)
  else disable id_8;
  wire id_9, id_10;
endprogram
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wor id_5,
    output tri0 id_6,
    input uwire id_7,
    output wor id_8,
    inout wire id_9,
    input tri1 id_10,
    input supply0 id_11
);
  assign id_5 = id_10;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_5,
      id_1
  );
endmodule
