transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/IITB_Proc/register_file_VHDL.vhdl}
vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl}
vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/IITB_Proc/Memory_asyncread_syncwrite.vhd}

