{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518462355255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518462355255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 13:05:55 2018 " "Processing started: Mon Feb 12 13:05:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518462355255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518462355255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_task1 -c cla_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_task1 -c cla_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518462355265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518462355955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518462355955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clg_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clg_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clg_2bit-dataflow " "Found design unit 1: clg_2bit-dataflow" {  } { { "clg_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/clg_2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518462365626 ""} { "Info" "ISGN_ENTITY_NAME" "1 clg_2bit " "Found entity 1: clg_2bit" {  } { { "clg_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/clg_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518462365626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518462365626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_2bit-mixed " "Found design unit 1: cla_2bit-mixed" {  } { { "cla_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_2bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518462365626 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_2bit " "Found entity 1: cla_2bit" {  } { { "cla_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518462365626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518462365626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cla_8bit.vhd 2 1 " "Using design file cla_8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_8bit-structure " "Found design unit 1: cla_8bit-structure" {  } { { "cla_8bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_8bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518462365706 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_8bit " "Found entity 1: cla_8bit" {  } { { "cla_8bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518462365706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518462365706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cla_8bit " "Elaborating entity \"cla_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518462365706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cla_2bit cla_2bit:cla_2bit1 A:mixed " "Elaborating entity \"cla_2bit\" using architecture \"A:mixed\" for hierarchy \"cla_2bit:cla_2bit1\"" {  } { { "cla_8bit.vhd" "cla_2bit1" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_8bit.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518462365766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clg_2bit cla_2bit:cla_2bit1\|clg_2bit:cla A:dataflow " "Elaborating entity \"clg_2bit\" using architecture \"A:dataflow\" for hierarchy \"cla_2bit:cla_2bit1\|clg_2bit:cla\"" {  } { { "cla_2bit.vhd" "cla" { Text "H:/ECE 371/ECE-371/lab 5/task 1/cla_2bit.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518462365836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518462366886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518462367946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518462367946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518462369296 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518462369296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518462369296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518462369296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518462369426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 13:06:09 2018 " "Processing ended: Mon Feb 12 13:06:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518462369426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518462369426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518462369426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518462369426 ""}
