// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module SLOT_X1Y1_TO_SLOT_X1Y1_inner (
    input wire          A_IO_L2_in_1_U0_rs_pipelined_ap_rst,
    input wire          A_IO_L2_in_2_U0_rs_pipelined_ap_rst,
    input wire          A_IO_L2_in_3_U0_rs_pipelined_ap_rst,
    input wire          A_IO_L2_in_4_U0_rs_pipelined_ap_rst,
    input wire          A_IO_L2_in_5_U0_rs_pipelined_ap_rst,
    input wire          A_IO_L2_in_6_U0_rs_pipelined_ap_rst,
    input wire          A_IO_L2_in_U0_rs_pipelined_ap_rst,
    input wire          A_PE_dummy_12_U0_rs_pipelined_ap_rst,
    input wire          A_PE_dummy_13_U0_rs_pipelined_ap_rst,
    input wire          A_PE_dummy_14_U0_rs_pipelined_ap_rst,
    input wire          A_PE_dummy_15_U0_rs_pipelined_ap_rst,
    input wire          A_PE_dummy_16_U0_rs_pipelined_ap_rst,
    input wire          A_PE_dummy_17_U0_rs_pipelined_ap_rst,
    input wire          A_PE_dummy_U0_rs_pipelined_ap_rst,
    input wire          B_IO_L2_in_U0_rs_pipelined_ap_rst,
    input wire          B_IO_L2_in_boundary_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_29_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_30_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_31_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_32_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_33_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_34_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_35_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_42_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_43_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_44_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_45_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_46_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_47_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L1_out_48_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L2_out_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L2_out_boundary_U0_rs_pipelined_ap_rst,
    input wire          C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_head_if_full_n,
    output wire         HBM_CATTRIP,
    input wire          PE_wrapper_0_0_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_0_1_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_1_0_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_1_1_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_2_0_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_2_1_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_3_0_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_3_1_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_4_0_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_4_1_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_5_0_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_5_1_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_6_0_U0_rs_pipelined_ap_rst,
    input wire          PE_wrapper_6_1_U0_rs_pipelined_ap_rst,
    output wire [255:0] PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_gate_if_dout,
    output wire         PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_gate_if_empty_n,
    input wire          PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_if_full_n,
    input wire          _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_ready_18e7,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_start_1f6e,
    input wire          _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_ready_1a52,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_start_1e94,
    input wire          _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_ready_1989,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_start_19b6,
    input wire          _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_ready_1fea,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_start_1c6e,
    input wire          _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_ready_122a,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_start_1d1c,
    input wire          _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_ready_159f,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_start_1cc8,
    input wire          _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_ready_1973,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_start_1754,
    input wire          _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_ready_13ba,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_start_1114,
    input wire          _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_ready_1401,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_start_1bde,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_continue_17cc,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_idle_1c54,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_idle_1142,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_idle_158f,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_idle_12c6,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_idle_1b64,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_idle_17f1,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_idle_116a,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_idle_1b82,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_idle_1d49,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_idle_1c11,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_idle_121d,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_idle_19dc,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_idle_1981,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_idle_12b2,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_reseta44,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_reset89e,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_reset142,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_resetd4f,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_reset791,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_reset16a,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_reset435,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_reset92b,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_reset0ad,
    output wire [  1:0] _3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_validbe31f4,
    output wire [  1:0] _3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap9ec612,
    output wire [  1:0] _3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validdd1c2e,
    output wire [  1:0] _3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap578a35,
    output wire         _O_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_head_gate_if_empty_ncc2,
    input wire          __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_ready_1a3e,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_start_1359,
    input wire          __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_ready_1899,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_start_1180,
    input wire          __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_ready_16d3,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_start_135a,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_idle_175e,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_idle_1e67,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_idle_1131,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_idle_1438,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_idle_14e4,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_idle_1fcf,
    output wire [  1:0] __design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid199,
    output wire [  1:0] __inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap8d1,
    input wire          __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_ap_rst_n,
    input wire          __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1,
    input wire          __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1,
    input wire          __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_ready_120c,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_start_17cf,
    input wire          __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_ready_1882,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_start_13c7,
    input wire          __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_ready_1f25,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_start_16c9,
    input wire          __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_ready_1c10,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_start_1dce,
    input wire          __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_ready_12e7,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_start_16dc,
    input wire          __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_ready_1efe,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_start_148c,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_reseta1c,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_resetf30,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_reset2c0,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_reset8a4,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_resetfa4,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_reset598,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_reset7f5,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_resetcad,
    output wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_resete66,
    output wire         _apper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_idle_1aba,
    input wire          _apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_ready_1441,
    output wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_start_1576,
    input wire          _apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_ready_1cec,
    output wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_start_1269,
    output wire [  1:0] _design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid34e,
    input wire  [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_capdde,
    output wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap7fb,
    output wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_resetc3e,
    output wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_resetad1,
    output wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset930,
    output wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset8c5,
    input wire          _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_ready_1044,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_start_1004,
    input wire          _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_ready_11a0,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_start_137b,
    input wire          _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_ready_180d,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_start_18e4,
    input wire          _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_ready_1826,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_start_1b92,
    input wire          _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_ready_194f,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_start_1587,
    input wire          _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_ready_1c32,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_start_1e71,
    input wire          _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_ready_167f,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_start_1375,
    input wire          _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_ready_1cc0,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_start_1ef4,
    input wire          _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_ready_174d,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_start_1af8,
    output wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_continue_159e,
    output wire [  1:0] _ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb652db,
    output wire [  1:0] _ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c02b,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_resetf4f,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_resetf6f,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_reset070,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_resetc59,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_reset89f,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_reset384,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_reset1c3,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_resetfae,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_resetef0,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_reset343,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_resetc43,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_reset959,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_reset898,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_reset4f0,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARESETb88,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARESETbbd,
    output wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARESETf3b,
    input wire          _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_ready_19d0,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_start_1cf6,
    input wire          _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_ready_1ff5,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_start_1c6d,
    input wire          _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_ready_16e2,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_start_11cf,
    input wire          _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_ready_1152,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_start_1a60,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_idle_1055,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_idle_1451,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_idle_1715,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_done0d7,
    output wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_idle_151b,
    output wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_idle_1974,
    output wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_idle_1658,
    output wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_idle_186b,
    output wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_idle_15d4,
    output wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_idle_1a39,
    output wire [ 63:0] _n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_head_gate_if_dout8a3,
    input wire          _no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_head_if_empty_n0a92ca,
    input wire  [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap351,
    input wire          _per_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_ready_1d8b,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_start_156f,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_idle_1617,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_idle_1a99,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_idle_1a4f,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_idle_1e61,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_idle_1056,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_idle_13af,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_idle_1c61,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_idle_1e6c,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_idle_1c50,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_idle_1149,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_idle_1a52,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_idle_1bdf,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_idle_1846,
    output wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_idle_1fdc,
    input wire          _pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_ready_1098,
    output wire         _pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_start_148b,
    output wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_idle_1fd8,
    output wire [  1:0] _r_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap90d,
    input wire          _r_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_ready_1010,
    output wire         _r_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_start_153e,
    output wire         _r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset6ef,
    output wire         _r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset173,
    output wire         _r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_resetc1b,
    output wire         _r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_resetb0e,
    output wire         _r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_reseteed,
    output wire         _r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_resetb72,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_continue_191f,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_continue_17a5,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_continue_1371,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_continue_14ca,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_continue_1e1f,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_continue_1d90,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_continue_1bea,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_idle_1290,
    input wire  [  1:0] _sign_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valide64,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_reset68d,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_reset948,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_reset103,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_reset910,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_reset57a,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_resete2c,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_reset736,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_reseta4e,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_reset97d,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_reset349,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_reset7d6,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_resetd45,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_resetb18,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_reset446,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_reset15b,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_reset407,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_reset674,
    output wire         _sthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_resetbba,
    input wire  [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid95c,
    output wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid6f5,
    output wire         _trl_no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_tail_if_full_nee6,
    input wire          _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_ready_148f,
    output wire         _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_start_1fcb,
    input wire          _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_ready_1bac,
    output wire         _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_start_1cbf,
    input wire          _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_ready_1027,
    output wire         _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_start_1f6f,
    input wire          _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_ready_17db,
    output wire         _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_start_184c,
    input wire          _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_ready_1e57,
    output wire         _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_start_1a2b,
    input wire          _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_ready_131b,
    output wire         _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_start_1982,
    input wire  [255:0] fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_dout,
    input wire          fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_empty_n,
    output wire         fifo_A_A_IO_L2_in_0_U_hs_if_din_tail_if_full_n,
    output wire [255:0] fifo_A_A_IO_L2_in_7_U_hs_if_din_head_gate_if_dout,
    output wire         fifo_A_A_IO_L2_in_7_U_hs_if_din_head_gate_if_empty_n,
    input wire          fifo_A_A_IO_L2_in_7_U_hs_if_din_head_if_full_n,
    input wire  [255:0] fifo_B_B_IO_L2_in_0_U_hs_if_din_body_1_if_dout,
    input wire          fifo_B_B_IO_L2_in_0_U_hs_if_din_body_1_if_empty_n,
    output wire         fifo_B_B_IO_L2_in_0_U_hs_if_din_tail_if_full_n,
    output wire [255:0] fifo_B_PE_7_1_U_hs_if_din_head_gate_if_dout,
    output wire         fifo_B_PE_7_1_U_hs_if_din_head_gate_if_empty_n,
    input wire          fifo_B_PE_7_1_U_hs_if_din_head_if_full_n,
    input wire  [ 63:0] fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_if_dout,
    input wire          fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_if_empty_n,
    output wire         fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_tail_if_full_n,
    input wire  [ 63:0] fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_if_dout,
    input wire          fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_if_empty_n,
    output wire         fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_tail_if_full_n,
    input wire          gnd_driver_0_rs_pipelined_rst_n,
    output wire         inst_87_control_s_axi_U_ACLK,
    output wire         inst_97_A_PE_dummy_18_U0_ap_clk,
    output wire         inst_97_A_PE_dummy_19_U0_ap_clk,
    output wire         inst_97_A_PE_dummy_20_U0_ap_clk,
    output wire         inst_97_A_PE_dummy_21_U0_ap_clk,
    output wire         inst_97_A_PE_dummy_22_U0_ap_clk,
    output wire         inst_97_A_PE_dummy_23_U0_ap_clk,
    output wire         inst_97_B_PE_dummy_24_U0_ap_clk,
    output wire         inst_97_B_PE_dummy_U0_ap_clk,
    output wire         inst_97_C_drain_IO_L3_out_U0_ap_clk,
    output wire         inst_97_control_s_axi_U_ACLK,
    input wire          inst_97_rs_pipelined_A_PE_dummy_18_U0_ap_done_1,
    input wire          inst_97_rs_pipelined_A_PE_dummy_19_U0_ap_done_1,
    input wire          inst_97_rs_pipelined_A_PE_dummy_20_U0_ap_done_1,
    input wire          inst_97_rs_pipelined_A_PE_dummy_21_U0_ap_done_1,
    input wire          inst_97_rs_pipelined_A_PE_dummy_22_U0_ap_done_1,
    input wire          inst_97_rs_pipelined_A_PE_dummy_23_U0_ap_done_1,
    input wire          inst_97_rs_pipelined_B_PE_dummy_24_U0_ap_done_1,
    input wire          inst_97_rs_pipelined_B_PE_dummy_U0_ap_done_1,
    input wire          inst_97_rs_pipelined_C_drain_IO_L3_out_U0_ap_done_1,
    input wire          inst_97_rs_pipelined_ap_rst_n,
    input wire          inst_97_rs_pipelined_control_s_axi_U_ap_continue
);

wire         A_IO_L2_in_1_U0_ap_done;
wire         A_IO_L2_in_2_U0_ap_done;
wire         A_IO_L2_in_3_U0_ap_done;
wire         A_IO_L2_in_4_U0_ap_done;
wire         A_IO_L2_in_5_U0_ap_done;
wire         A_IO_L2_in_6_U0_ap_done;
wire         A_IO_L2_in_U0_ap_done;
wire         B_IO_L2_in_U0_ap_done;
wire         B_IO_L2_in_boundary_U0_ap_done;
wire         C_drain_IO_L1_out_29_U0_ap_done;
wire         C_drain_IO_L1_out_30_U0_ap_done;
wire         C_drain_IO_L1_out_31_U0_ap_done;
wire         C_drain_IO_L1_out_32_U0_ap_done;
wire         C_drain_IO_L1_out_33_U0_ap_done;
wire         C_drain_IO_L1_out_34_U0_ap_done;
wire         C_drain_IO_L1_out_35_U0_ap_done;
wire         C_drain_IO_L1_out_42_U0_ap_done;
wire         C_drain_IO_L1_out_43_U0_ap_done;
wire         C_drain_IO_L1_out_44_U0_ap_done;
wire         C_drain_IO_L1_out_45_U0_ap_done;
wire         C_drain_IO_L1_out_46_U0_ap_done;
wire         C_drain_IO_L1_out_47_U0_ap_done;
wire         C_drain_IO_L1_out_48_U0_ap_done;
wire         C_drain_IO_L2_out_U0_ap_done;
wire         C_drain_IO_L2_out_boundary_U0_ap_done;
wire         PE_wrapper_0_0_U0_ap_done;
wire         PE_wrapper_0_1_U0_ap_done;
wire         PE_wrapper_1_0_U0_ap_done;
wire         PE_wrapper_1_1_U0_ap_done;
wire         PE_wrapper_2_0_U0_ap_done;
wire         PE_wrapper_2_1_U0_ap_done;
wire         PE_wrapper_3_0_U0_ap_done;
wire         PE_wrapper_3_1_U0_ap_done;
wire         PE_wrapper_4_0_U0_ap_done;
wire         PE_wrapper_4_1_U0_ap_done;
wire         PE_wrapper_5_0_U0_ap_done;
wire         PE_wrapper_5_1_U0_ap_done;
wire         PE_wrapper_6_0_U0_ap_done;
wire         PE_wrapper_6_1_U0_ap_done;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_ready_1876;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_start_1ff1;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_ready_13bf;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_start_1941;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_ready_1c03;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_start_1fb8;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_ready_1a06;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_start_1132;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_ready_1650;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_start_10cc;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_ready_1c38;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_start_167a;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_continue_1d3a;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_reset60f;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_reset69a;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_reset10c;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_reset9f2;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_reset954;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_reset010;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_reset1bb;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_fifo_capdf6;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_fifo_cap987;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_fifo_capd44;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_fifo_capda8;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_fifo_cap61b;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_fifo_cape6e;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_fifo_capc63;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_fifo_capa4a;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_fifo_cap540;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_fifo_cap9bf;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_fifo_cap26b;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_fifo_capb3c;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_fifo_cap925;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_fifo_cap1c9;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_fifo_cap3b3;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_fifo_capac7;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_fifo_cap746;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_fifo_cap015;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_fifo_cap0f1;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_fifo_cap94c;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_fifo_capd1c;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_resetcdb;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_reset2e8;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_fifo_capb3b;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_fifo_capc8f;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_fifo_cap9ed;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_fifo_cap09f;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_fifo_cap870;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_fifo_cap5da;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_fifo_cap944;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_fifo_cap368;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_fifo_cap06e;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_fifo_capcda;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_fifo_capd0d;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_fifo_cap95f;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_fifo_cap5dc;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_fifo_cap00a;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_fifo_cap5db;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_resetfa4;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_reset9d9;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_reset8a3;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_resetac3;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_reset01c;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_reset051;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_reset1c2;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_resetbb8;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_reset7cf;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_resetad1;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_reset235;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_reset9e3;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_reseta30;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_reset3c5;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid88514b;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid7dc963;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_capba312c;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_capc12362;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid07c0a3;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid64110b;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap01f4a1;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap150dd3;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validbc567d;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid6738f4;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_capbf3321;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap8cb685;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_validc5a37f;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validd5b921;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap73e484;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap06ab11;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_validf3a340;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid104d89;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap97b114;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap20688b;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid444ce7;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid2097c1;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap83f10c;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap80b6fb;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid9f6ea4;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_validd867bd;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_capd9fbaa;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_capbe4f24;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid315b92;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validf4a052;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap0a53a1;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cape739bd;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validbe1f88;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_validcb23e5;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap8b63b8;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap2002e9;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_validbd7896;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validd1c8a5;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cape985ff;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap0020d7;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_validecf8b7;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid2084ac;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_capf08885;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap719e3e;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid526034;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid25e098;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_caped21f1;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap17c3cc;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validc21488;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_validea82bb;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap6b774b;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap804df0;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_validb93a45;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validce2144;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_capddcfdb;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_capdf701d;
wire [  1:0] _3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_capcc0ce8;
wire [  1:0] _3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valide86d1d;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_ready_1213;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_start_17bf;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_ready_1206;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_start_1ffd;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_ready_1d3e;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_start_1b95;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_ready_1bff;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_start_1515;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_ready_1c50;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_start_150f;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_ready_1a46;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_start_115d;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_done_12e2;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_done_1b78;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_done_1efd;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_done_14b9;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_done_1785;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_done_1070;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_empty_ne39;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_empty_n30b;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_empty_n22a;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_empty_n572;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_empty_n7cb;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_empty_n1a6;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_empty_n179;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_empty_n039;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_empty_n6b2;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_empty_n70f;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_empty_nce5;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_empty_n74c;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_empty_n454;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_empty_n9ad;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_empty_n99c;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_empty_na8c;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_empty_n6d5;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_empty_n095;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_empty_ne20;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_empty_n19a;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_empty_n185;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_empty_nc63;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_empty_nbaa;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_empty_n25f;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_empty_n040;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_empty_n5dc;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_empty_n904;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_empty_ncb5;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_empty_n40f;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_empty_nf6d;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_empty_nbf1;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_empty_n285;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_empty_naba;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_empty_n9d8;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_empty_n7f1;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_empty_n668;
wire [  1:0] __design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid106;
wire [  1:0] __design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_validb50;
wire         __design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_0_0111_read_1c7c;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_capa66;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap33e;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap883;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap9bf;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_capfce;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap9b5daf;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_capf1ba12;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_capf2880a;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_capaad94d;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap9f9b50;
wire [  1:0] __i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid631a8f;
wire [  1:0] __i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid91381f;
wire [  1:0] __i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid6721cf;
wire [  1:0] __i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid0431ca;
wire [  1:0] __i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_validfb7144;
wire         __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_write_140e;
wire         __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_write_1738;
wire         __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_write_16fe;
wire         __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_write_190a;
wire         __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_write_11bb;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid818;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid4cf;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap569;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_capbc5;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid6c1;
wire [255:0] __inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_din_1a14;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_dout77a;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_dout270;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_dout4ad;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_doutb5d;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_douta09;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_doute8c;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_dout042;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_doutc68;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_dout164;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_doutd68;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_dout57f;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_dout3cd;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_dout24e;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_doutb4b;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_dout3ed;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_doutaf2;
wire         __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_full_n0c1;
wire         __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_full_ncac;
wire         __rs_passthrough_HBM_CATTRIP;
wire         __wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_read_1f6e;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_ready_1aeb;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_start_11e4;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_ready_1e9e;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_start_15e2;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_ready_17a3;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_start_13e8;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_ready_1df8;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_start_1042;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_ready_1e1b;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_start_1349;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_ready_15ce;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_start_1398;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_ready_1aea;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_start_132b;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_ready_11dd;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_start_179a;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_ready_14d6;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_start_1ed7;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_ready_1510;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_start_183f;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_ready_1361;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_start_18c3;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_ready_18d7;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_start_103b;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_ready_1b48;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_start_1baf;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_ready_1286;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_start_14e4;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_write_1ea4;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_write_18b5;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_write_18a4;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_write_14ec;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_write_1ed8;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_write_1f09;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_read_1b89;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_read_1874;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_read_1e2f;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_read_12ce;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_read_1c56;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_read_1cd1;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_din_1d8c;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_din_14a4;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_din_1c73;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_din_1a03;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_din_1686;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_din_1da6;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_din_18c3;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_din_130c;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_din_10f9;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_din_152d;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_din_18b6;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_din_11a7;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_din_11fd;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_din_1e58;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_din_1466;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_din_1f89;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_din_1a4b;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_din_1d63;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_din_19cd;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_din_182f;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_din_1bd9;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_din_1b8e;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_din_1790;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_din_15bd;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_din_1124;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_din_1154;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_din_1344;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_din_10cf;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_num_data_valid75c;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_num_data_valid35c;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_num_data_validcd4;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_num_data_valid7d5;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_num_data_valid9a2;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_num_data_valid3a8;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_num_data_valid778;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_num_data_valid10c;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_num_data_validbc3;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_num_data_valid1da;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_num_data_valid480;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_num_data_validc6b;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_num_data_validc77;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_num_data_valid56d;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_num_data_valid1fa;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_num_data_valid247;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_num_data_valid171;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_num_data_valid593;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_num_data_valide5f;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_num_data_valid344;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_num_data_validae6;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_num_data_valid25a;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_num_data_validbe8;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_ready_102d;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_start_1944;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_full_n36c;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_full_n063;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_full_n9f6;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_full_ncc5;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_full_n923;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_full_nd1c;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_full_n6c7;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_full_nc91;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_full_ne5c;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_full_nf97;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_full_n189;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_full_n27a;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_full_n1bf;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_full_nb05;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_full_ndd5;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_full_n956;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_full_n0cc;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_full_n095;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_full_nbdc;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_full_n17c;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_full_n214;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_full_nbdb;
wire [  1:0] _design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_validdb4;
wire [  1:0] _design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid063;
wire [ 63:0] _design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_din_1b0a;
wire [  1:0] _el3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap366081;
wire [255:0] _er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_din_1ca3;
wire [255:0] _er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_din_1c00;
wire [255:0] _er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_din_16ca;
wire [255:0] _er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_din_1a91;
wire [255:0] _er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_din_1c5b;
wire         _er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_write_1a03;
wire         _er_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_read_1da4;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap202;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap39d;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_capeb4;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_capfd6;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cape22;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap2d2;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_capd64;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap8e1;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap0e2;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_capcef;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap111;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap709;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap1e8;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cape04;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_capf32;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_capc6d;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_capb06;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap84d;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap045;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap445;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_capb65;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap157;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap286;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_capa6e;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cape4c;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_capc9d;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap244;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_capd5b;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_capa3b;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_capc4e;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap868;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_capb4d;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_capb17;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_capbba;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap01f;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap0bb;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap743;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_capb20;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_capa3e;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_capf48;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap46d;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_capfa0;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_capaaf;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap288;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_capbf8;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap051;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap010;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap4a7;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap4f7;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap9a7;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap285;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap606;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap352;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap48f;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap6d5;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_resetb93;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset873;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_resetdb9;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset149;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset244;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_resetaf9;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset2ee;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset0fe;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_resetaea;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset576;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset4d9;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset4dc;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_resetc53;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_resetb19;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset697;
wire         _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset3af;
wire [ 63:0] _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_doutc15;
wire [ 63:0] _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_dout390;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_ready_1105;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_start_13b0;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_ready_11f9;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_start_19a1;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_ready_15ad;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_start_1476;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_ready_15d6;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_start_1139;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_ready_1ca6;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_start_1ab5;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_ready_1fba;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_start_1c5f;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_ready_1305;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_start_11b1;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_ready_15db;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_start_129b;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_ready_1a98;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_start_10ca;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_ready_1f22;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_start_1072;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_ready_1e67;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_start_1214;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_ready_1f7c;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_start_1c82;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_ready_1f90;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_start_1943;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_ready_1f94;
wire         _er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_start_1be4;
wire [  1:0] _ernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_validc6ca2c;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_din0d5422;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_din299693;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_din7552a1;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_din9f0e88;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_din96e599;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_din714553;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_din613496;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_dina65f61;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_dindf8efa;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_dince9a6f;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_dina1e8af;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_din31e245;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_dinec3b2a;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_dinec4d3e;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid4c5747;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid8675fc;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap490e6e;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap73a082;
wire         _ernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_write04ae91;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid156;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid281;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_validcee;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid478;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid523;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_validf54;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid0e2;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valide74;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_validea1;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid2e8;
wire [  1:0] _esign_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid007;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_reset35d;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_reset757;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_resetbdf;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_resetd6f;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_resetbfd;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_reset405;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_reset8b7;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_resetd52;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_resetf67;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_reset4c7;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_reset62f;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_reset84f;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_reset353;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_reset9cc;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_resetd6f;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_resetf56;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_reset2f8;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_reset505;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_reseta39;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_resete75;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_resete33;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_reset2e8;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_resetad9;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_reset874;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_resetd0a;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_reset45e;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_reseteae;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_resetf44;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_reset66e;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_resetdb1;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_reset9c8;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_reseta58;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_resetd49;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_reset0e2;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_reset231;
wire         _esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_reset213;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_capd01;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap84b;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_capfe4;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap7fd;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap6cd;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap8a5;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap508;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap98b;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap927;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid1ef;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_validcb9;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_validc98;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid7bc;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid1d1;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid942;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_validd73;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid3ba;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid40b;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_validee0;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valide20;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid6d4;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valida3a;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid52b;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid1cd;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valide51;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid66d;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_validc59;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid02e;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid9c7;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_validd9b;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_validd6b;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valida17;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid69b;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid51f;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_ready_1847;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_start_123c;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_ready_171d;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_start_1142;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_ready_1a05;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_start_1331;
wire [  1:0] _ign_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap1eb;
wire [  1:0] _ign_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_validaef;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_done_1193;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_dout5ac;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_doutac7;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_douta87;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_dout47f;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_dout225;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_doutd96;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_doutaa2;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_dout039;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_dout054;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_doute2f;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_doutae0;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_dout24d;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_doutf8c;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_dout934;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_dout447;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_dout97e;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_dout872;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_dout7e2;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_dout291;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_dout1d4;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_doutc31;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_dout980;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_dout9dc;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_dout10d;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_dout46e;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_dout592;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_dout83c;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_doutc0c;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_dout344;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_dout5a3;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_dout4ef;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_douta29;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_dout7bc;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_dout65f;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_dout25e;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_dout344;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap788;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap1f6;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap5a4;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap07d;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap3d4;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_capb3e;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap2b7;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap267;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap6e8;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_capc48;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap799;
wire         _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_write_1756;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_din_1354;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_din_1891;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_din_15a2;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_din_1f0a;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_din_18a6;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_din_1f3b;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_din_1dac;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_din_12dd;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_din_1c2d;
wire         _inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_empty_nb4b;
wire         _inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_empty_nf48;
wire [  1:0] _l3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_validdd7fd1;
wire [ 63:0] _l3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_drain_C_IO_L2_out_1138_din4ea580;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_full_n895;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_full_nc75;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_full_n3f3;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_full_nca2;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_full_n9eb;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_full_n767;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_full_nfb6;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_full_n348;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_full_n92f;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_full_n361;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_full_n9e6;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_full_n81e;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_full_n4e3;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_full_nd55;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_full_n851;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_full_n2f9;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_full_n80f;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_full_n7da;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_full_n7cd;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_full_nb55;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_full_n239;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_full_nd9b;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_full_n87a;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_full_nea1;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_full_n490;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_full_n564;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_full_nafe;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_full_nca8;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_full_n6fc;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_full_n860;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_full_n9c5;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_full_n072;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_full_ne94;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_full_n5de;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_full_ne9b;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_full_n737;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_full_nebf;
wire         _nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_writed06b2f;
wire         _nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_write9c8962;
wire         _nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_writea3fa39;
wire         _nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_write24090c;
wire         _nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_write70d568;
wire         _nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_write7c2b78;
wire         _nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_writeaa1ab1;
wire         _nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_write7ed3d7;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid7e2a07;
wire         _nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_writeaaece5;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_validf872b6;
wire         _nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_write0f50a7;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid6112ee;
wire         _nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_write6859d1;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_validbea5d1;
wire         _nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_write0e7fa7;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid743ca4;
wire         _nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_write2d6fea;
wire         _nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_write6502ef;
wire [  1:0] _nel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid0eb8a4;
wire [  1:0] _nel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap54a5fd;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_validc8f;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid083;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid470;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid4d3;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid15c;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid03f;
wire         _nst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_write_188d;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_PE_6_091_read_1680;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_PE_5_090_read_1533;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_PE_4_089_read_13de;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_PE_3_088_read_181e;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_PE_2_087_read_12bb;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_PE_1_086_read_1684;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_PE_0_085_read_101a;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_PE_1_199_read_1776;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_PE_0_198_read_19eb;
wire [ 31:0] _nst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_din_1e87;
wire [ 31:0] _nst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_din_1dd4;
wire [ 31:0] _nst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_din_1d3a;
wire [ 31:0] _nst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_din_1898;
wire [ 31:0] _nst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_din_140a;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_full_n398;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_full_n18c;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_full_nf15;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_full_n49c;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_full_nc46;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_full_n4e1;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_full_n3b1;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_full_n7c6;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_full_n141;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_full_n8a2;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_full_n5f0;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_full_nfd0;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_full_n5fb;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_full_nad4;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap80d;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap1b6;
wire         _per_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_read_185b;
wire [  1:0] _per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap5c1;
wire [  1:0] _per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap9c7;
wire [  1:0] _per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap24d;
wire [  1:0] _per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_capdea;
wire [  1:0] _per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_capd8e;
wire [  1:0] _per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap4d1;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_din_1224;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_write_188e;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_write_1283;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_write_1f06;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_write_1417;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_write_19f3;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_write_1de3;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_write_1bf6;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_write_1198;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_write_19ff;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_write_11cc;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_write_110a;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_write_1b21;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_write_123d;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_write_1c03;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_write_10f5;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_write_10c2;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_write_1687;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_write_1461;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_write_144f;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_write_1b0b;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_write_1482;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_write_1ef9;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_write_1c7c;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_write_1fa3;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_write_11e9;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_write_1498;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_write_126b;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_write_1a22;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_ready_14a9;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_start_1cea;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_fifo_cap9d9;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_fifo_cap877;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_fifo_capde6;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_fifo_capa47;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_fifo_cap5c2;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_fifo_capd8f;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_fifo_cap010;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_num_data_valid542;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_num_data_validc65;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_num_data_valid8dc;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_num_data_validce9;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_num_data_valid6a3;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_num_data_validd04;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_num_data_validd61;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_num_data_valid522;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_num_data_valid831;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_num_data_valid32d;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_num_data_validc71;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_num_data_validad6;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_num_data_validdf4;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_num_data_valid9fc;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_num_data_validb77;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_num_data_valid0eb;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_num_data_validf4c;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_num_data_validd76;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_num_data_validd3a;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_num_data_valid179;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_num_data_validb10;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_fifo_cap97a;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_fifo_cap21c;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_num_data_valid8af;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_num_data_validfd2;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_num_data_validf5f;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_num_data_valid98b;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_num_data_valid60e;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_num_data_validc55;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_num_data_valid21b;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_num_data_valid583;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_num_data_valid15f;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_num_data_valid8ea;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_num_data_valid41c;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_num_data_valid0ea;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_num_data_valid0e2;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_num_data_valid682;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_num_data_valid56e;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_fifo_cap1d2;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_fifo_capa51;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_fifo_cap393;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_fifo_cap384;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_fifo_capdb4;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_fifo_capb4e;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_fifo_cap0ff;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_fifo_capff1;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_fifo_cap593;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_fifo_capc7e;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_fifo_capcfc;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_fifo_capf69;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_fifo_capfaf;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_fifo_cap15b;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_capd70;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_capcea;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_capa8d;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_capbc6;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap143;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_capc90;
wire [255:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_din_1cf3;
wire         _pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_ready_1331;
wire         _pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_start_17ef;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_read_178c;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_read_1329;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_read_13e1;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_read_1323;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_read_1113;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_read_1832;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_read_16e9;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_read_1406;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_read_1da3;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_read_1974;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_read_107e;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_read_17cb;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_read_1d1c;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_read_100e;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_read_172b;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_read_145c;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_read_19ad;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_read_12e1;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_read_1213;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_read_1f40;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_read_1a15;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_read_1f1e;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_read_12a1;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_read_1443;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_read_1073;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_read_103c;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_read_12d1;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_read_1036;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_read_1ba2;
wire         _pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_reset27c;
wire         _pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_reset13c;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_empty_nee7;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_empty_nf55;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_empty_naff;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_empty_n2b1;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_empty_n562;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_empty_ndff;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_empty_n4cc;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_empty_nd16;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_empty_nf5e;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_empty_n739;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_empty_n065;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_empty_nd62;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_empty_nf5f;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_empty_nf9e;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_empty_n1f4;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_empty_n8d7;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_empty_n9e1;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_empty_n6d5;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_empty_n8c9;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_empty_nddd;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_empty_n21f;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_empty_n673;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_empty_ndc2;
wire         _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_read_1d07;
wire         _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_read_1ee7;
wire         _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_read_1b51;
wire         _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_read_19c0;
wire         _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_read_1089;
wire         _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_read_1928;
wire [255:0] _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_din_1ad4;
wire [  1:0] _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap0b0;
wire [  1:0] _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap173;
wire         _r_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_write_1d15;
wire [255:0] _r_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_din_10fb;
wire [255:0] _r_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_din_1201;
wire [  1:0] _rapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap551;
wire [  1:0] _rapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_fifo_capeb6;
wire [  1:0] _rapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap0b4;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_continue_1a5a;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_continue_147e;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_continue_10fe;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_continue_1fbb;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_continue_1350;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_continue_1f3e;
wire         _rnel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_readbce7e4;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid368eac;
wire         _rnel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_read3abc32;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid4fef48;
wire         _rnel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_readadf112;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valide8c0ff;
wire         _rnel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_read3f013b;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valide7c313;
wire         _rnel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_read2269af;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid8fc121;
wire         _rnel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_readfc6a64;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_validf8c85e;
wire         _rnel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_read1236b3;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_validcd7de5;
wire         _rnel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_read4c4774;
wire         _rnel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_read2c4bee;
wire         _rnel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_readbe731e;
wire         _rnel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_reade78508;
wire         _rnel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_readb9a514;
wire         _rnel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_read0db9f3;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_validfbe665;
wire         _rnel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_read01a24d;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid64177f;
wire         _rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_readc9290f;
wire [  1:0] _sign_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_validbe5;
wire [  1:0] _sign_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid3c9;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_validac3;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid6b0;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid09f;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_validfae;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid389;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid35e;
wire [  1:0] _st_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap95d;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_PE_6_1104_read_13a2;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_PE_5_1103_read_1ac3;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_PE_4_1102_read_1d55;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_PE_3_1101_read_1946;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_PE_2_1100_read_1f27;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_1138_read_1a13;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_0137_read_10fe;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_write_1f66;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_write_1ed1;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_write_19c0;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_write_1f32;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_write_13e8;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_write_18b9;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_write_10d2;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_write_17de;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_write_1217;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_empty_n63a;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_empty_n4d3;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_empty_n5c5;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_empty_n86c;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_empty_nfa6;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_empty_n7a3;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_empty_n8f8;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_empty_n68b;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_empty_naed;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_empty_ndfa;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_empty_n99a;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_empty_nb38;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_empty_n7c3;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_empty_n5bc;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_empty_n37a;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_empty_nd2a;
wire         _t_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_L2_in_117_read_12b9;
wire         _t_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_0137_write_1630;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid527;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid8e1;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_validf28;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid7c2;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap937;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valida3a;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_validb90;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid879;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid3a9;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_capbab;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_validc9d;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_validbec;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid582;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_validedb;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_capf9b;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_validd92;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid13c;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_validf63;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid264;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap463;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_validc49;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid99e;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid08b;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid841;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cape16;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid542;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid981;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid1a3;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_validf0b;
wire         _t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_write_1706;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid4f6;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid6bd;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_validb28;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid99e;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap886;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid18d;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid019;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid7ff;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid9cd;
wire         _t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_write_16f6;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_validd03;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_validc5f;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid7d2;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid375;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap625;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid069;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid367;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid69d;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid197;
wire         _t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_write_1c28;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valida9c;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid173;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid0b9;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid828;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap726;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid5bc;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valide34;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_validf51;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid23a;
wire         _t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_write_190c;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_validee0;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid143;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_validb78;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid926;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap790;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid671;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_validcd0;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid1c8;
wire         _t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_write_1210;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap55f;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap9e4;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_capd3a;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_capcf2;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap8f8;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap403;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cape08;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_capf4a;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap382;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_capaf3;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap184;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_capb87;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap010;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap232;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap35c;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap174;
wire [255:0] _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_din_1ce3;
wire [255:0] _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_din_1945;
wire [255:0] _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_din_1423;
wire [255:0] _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_din_1adf;
wire [255:0] _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_din_1df5;
wire [255:0] _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_din_1d6e;
wire         _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_write_14df;
wire         _wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_write_10a7;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_dout4c8;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_dout65b;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_doutef4;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_dout0f5;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_dout55c;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_dout49f;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_doutf77;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_dout19c;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_dout9a9;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_dout3f3;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_dout6cb;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_dout152;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_dout0db;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_doute03;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_doutb8c;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_doutc37;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_doutcab;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_doutae1;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_dout9cc;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_douta20;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_doutc9b;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_doute59;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_dout63b;
wire [255:0] fifo_A_A_IO_L2_in_0_U_rs_pipelined_if_din;
wire         fifo_A_A_IO_L2_in_0_U_rs_pipelined_if_full_n;
wire         fifo_A_A_IO_L2_in_0_U_rs_pipelined_if_write;
wire [255:0] fifo_B_B_IO_L2_in_0_U_rs_pipelined_if_din;
wire         fifo_B_B_IO_L2_in_0_U_rs_pipelined_if_full_n;
wire         fifo_B_B_IO_L2_in_0_U_rs_pipelined_if_write;
wire [ 63:0] fifo_C_drain_C_drain_IO_L1_out_0_7_U_rs_pipelined_if_din;
wire         fifo_C_drain_C_drain_IO_L1_out_0_7_U_rs_pipelined_if_full_n;
wire         fifo_C_drain_C_drain_IO_L1_out_0_7_U_rs_pipelined_if_write;
wire [ 63:0] fifo_C_drain_C_drain_IO_L1_out_1_7_U_rs_pipelined_if_din;
wire         fifo_C_drain_C_drain_IO_L1_out_1_7_U_rs_pipelined_if_full_n;
wire         fifo_C_drain_C_drain_IO_L1_out_1_7_U_rs_pipelined_if_write;
wire         inst_87_A_IO_L2_in_10_U0_ap_clk;
wire         inst_87_A_IO_L2_in_10_U0_ap_rst;
wire         inst_87_A_IO_L2_in_11_U0_ap_clk;
wire         inst_87_A_IO_L2_in_11_U0_ap_rst;
wire         inst_87_A_IO_L2_in_1_U0_ap_clk;
wire         inst_87_A_IO_L2_in_1_U0_ap_rst;
wire         inst_87_A_IO_L2_in_2_U0_ap_clk;
wire         inst_87_A_IO_L2_in_2_U0_ap_rst;
wire         inst_87_A_IO_L2_in_3_U0_ap_clk;
wire         inst_87_A_IO_L2_in_3_U0_ap_rst;
wire         inst_87_A_IO_L2_in_4_U0_ap_clk;
wire         inst_87_A_IO_L2_in_4_U0_ap_rst;
wire         inst_87_A_IO_L2_in_5_U0_ap_clk;
wire         inst_87_A_IO_L2_in_5_U0_ap_rst;
wire         inst_87_A_IO_L2_in_6_U0_ap_clk;
wire         inst_87_A_IO_L2_in_6_U0_ap_rst;
wire         inst_87_A_IO_L2_in_7_U0_ap_clk;
wire         inst_87_A_IO_L2_in_7_U0_ap_rst;
wire         inst_87_A_IO_L2_in_8_U0_ap_clk;
wire         inst_87_A_IO_L2_in_8_U0_ap_rst;
wire         inst_87_A_IO_L2_in_9_U0_ap_clk;
wire         inst_87_A_IO_L2_in_9_U0_ap_rst;
wire         inst_87_A_IO_L2_in_U0_ap_clk;
wire         inst_87_A_IO_L2_in_U0_ap_rst;
wire         inst_87_A_IO_L2_in_boundary_U0_ap_clk;
wire         inst_87_A_IO_L2_in_boundary_U0_ap_rst;
wire         inst_87_A_IO_L3_in_U0_ap_clk;
wire         inst_87_A_IO_L3_in_U0_ap_rst;
wire         inst_87_A_PE_dummy_12_U0_ap_clk;
wire         inst_87_A_PE_dummy_12_U0_ap_rst;
wire         inst_87_A_PE_dummy_13_U0_ap_clk;
wire         inst_87_A_PE_dummy_13_U0_ap_rst;
wire         inst_87_A_PE_dummy_14_U0_ap_clk;
wire         inst_87_A_PE_dummy_14_U0_ap_rst;
wire         inst_87_A_PE_dummy_15_U0_ap_clk;
wire         inst_87_A_PE_dummy_15_U0_ap_rst;
wire         inst_87_A_PE_dummy_16_U0_ap_clk;
wire         inst_87_A_PE_dummy_16_U0_ap_rst;
wire         inst_87_A_PE_dummy_17_U0_ap_clk;
wire         inst_87_A_PE_dummy_17_U0_ap_rst;
wire         inst_87_A_PE_dummy_18_U0_ap_clk;
wire         inst_87_A_PE_dummy_18_U0_ap_rst;
wire         inst_87_A_PE_dummy_19_U0_ap_clk;
wire         inst_87_A_PE_dummy_19_U0_ap_rst;
wire         inst_87_A_PE_dummy_20_U0_ap_clk;
wire         inst_87_A_PE_dummy_20_U0_ap_rst;
wire         inst_87_A_PE_dummy_21_U0_ap_clk;
wire         inst_87_A_PE_dummy_21_U0_ap_rst;
wire         inst_87_A_PE_dummy_22_U0_ap_clk;
wire         inst_87_A_PE_dummy_22_U0_ap_rst;
wire         inst_87_A_PE_dummy_23_U0_ap_clk;
wire         inst_87_A_PE_dummy_23_U0_ap_rst;
wire         inst_87_A_PE_dummy_U0_ap_clk;
wire         inst_87_A_PE_dummy_U0_ap_rst;
wire         inst_87_B_IO_L2_in_U0_ap_clk;
wire         inst_87_B_IO_L2_in_U0_ap_rst;
wire         inst_87_B_IO_L2_in_boundary_U0_ap_clk;
wire         inst_87_B_IO_L2_in_boundary_U0_ap_rst;
wire         inst_87_B_IO_L3_in_U0_ap_clk;
wire         inst_87_B_IO_L3_in_U0_ap_rst;
wire         inst_87_B_PE_dummy_24_U0_ap_clk;
wire         inst_87_B_PE_dummy_24_U0_ap_rst;
wire         inst_87_B_PE_dummy_U0_ap_clk;
wire         inst_87_B_PE_dummy_U0_ap_rst;
wire         inst_87_C_c_U_clk;
wire         inst_87_C_drain_IO_L1_out_25_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_25_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_26_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_26_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_27_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_27_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_28_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_28_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_29_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_29_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_30_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_30_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_31_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_31_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_32_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_32_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_33_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_33_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_34_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_34_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_35_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_35_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_37_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_37_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_38_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_38_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_39_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_39_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_40_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_40_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_41_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_41_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_42_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_42_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_43_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_43_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_44_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_44_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_45_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_45_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_46_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_46_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_47_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_47_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_48_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_48_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_boundary_36_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_boundary_36_U0_ap_rst;
wire         inst_87_C_drain_IO_L1_out_boundary_U0_ap_clk;
wire         inst_87_C_drain_IO_L1_out_boundary_U0_ap_rst;
wire         inst_87_C_drain_IO_L2_out_U0_ap_clk;
wire         inst_87_C_drain_IO_L2_out_U0_ap_rst;
wire         inst_87_C_drain_IO_L2_out_boundary_U0_ap_clk;
wire         inst_87_C_drain_IO_L2_out_boundary_U0_ap_rst;
wire         inst_87_C_drain_IO_L3_out_U0_ap_clk;
wire         inst_87_C_drain_IO_L3_out_U0_ap_rst;
wire         inst_87_PE_wrapper_0_0_U0_ap_clk;
wire         inst_87_PE_wrapper_0_0_U0_ap_rst;
wire         inst_87_PE_wrapper_0_1_U0_ap_clk;
wire         inst_87_PE_wrapper_0_1_U0_ap_rst;
wire         inst_87_PE_wrapper_10_0_U0_ap_clk;
wire         inst_87_PE_wrapper_10_0_U0_ap_rst;
wire         inst_87_PE_wrapper_10_1_U0_ap_clk;
wire         inst_87_PE_wrapper_10_1_U0_ap_rst;
wire         inst_87_PE_wrapper_11_0_U0_ap_clk;
wire         inst_87_PE_wrapper_11_0_U0_ap_rst;
wire         inst_87_PE_wrapper_11_1_U0_ap_clk;
wire         inst_87_PE_wrapper_11_1_U0_ap_rst;
wire         inst_87_PE_wrapper_12_0_U0_ap_clk;
wire         inst_87_PE_wrapper_12_0_U0_ap_rst;
wire         inst_87_PE_wrapper_12_1_U0_ap_clk;
wire         inst_87_PE_wrapper_12_1_U0_ap_rst;
wire         inst_87_PE_wrapper_1_0_U0_ap_clk;
wire         inst_87_PE_wrapper_1_0_U0_ap_rst;
wire         inst_87_PE_wrapper_1_1_U0_ap_clk;
wire         inst_87_PE_wrapper_1_1_U0_ap_rst;
wire         inst_87_PE_wrapper_2_0_U0_ap_clk;
wire         inst_87_PE_wrapper_2_0_U0_ap_rst;
wire         inst_87_PE_wrapper_2_1_U0_ap_clk;
wire         inst_87_PE_wrapper_2_1_U0_ap_rst;
wire         inst_87_PE_wrapper_3_0_U0_ap_clk;
wire         inst_87_PE_wrapper_3_0_U0_ap_rst;
wire         inst_87_PE_wrapper_3_1_U0_ap_clk;
wire         inst_87_PE_wrapper_3_1_U0_ap_rst;
wire         inst_87_PE_wrapper_4_0_U0_ap_clk;
wire         inst_87_PE_wrapper_4_0_U0_ap_rst;
wire         inst_87_PE_wrapper_4_1_U0_ap_clk;
wire         inst_87_PE_wrapper_4_1_U0_ap_rst;
wire         inst_87_PE_wrapper_5_0_U0_ap_clk;
wire         inst_87_PE_wrapper_5_0_U0_ap_rst;
wire         inst_87_PE_wrapper_5_1_U0_ap_clk;
wire         inst_87_PE_wrapper_5_1_U0_ap_rst;
wire         inst_87_PE_wrapper_6_0_U0_ap_clk;
wire         inst_87_PE_wrapper_6_0_U0_ap_rst;
wire         inst_87_PE_wrapper_6_1_U0_ap_clk;
wire         inst_87_PE_wrapper_6_1_U0_ap_rst;
wire         inst_87_PE_wrapper_7_0_U0_ap_clk;
wire         inst_87_PE_wrapper_7_0_U0_ap_rst;
wire         inst_87_PE_wrapper_7_1_U0_ap_clk;
wire         inst_87_PE_wrapper_7_1_U0_ap_rst;
wire         inst_87_PE_wrapper_8_0_U0_ap_clk;
wire         inst_87_PE_wrapper_8_0_U0_ap_rst;
wire         inst_87_PE_wrapper_8_1_U0_ap_clk;
wire         inst_87_PE_wrapper_8_1_U0_ap_rst;
wire         inst_87_PE_wrapper_9_0_U0_ap_clk;
wire         inst_87_PE_wrapper_9_0_U0_ap_rst;
wire         inst_87_PE_wrapper_9_1_U0_ap_clk;
wire         inst_87_PE_wrapper_9_1_U0_ap_rst;
wire         inst_87_control_s_axi_U_ARESET;
wire         inst_87_entry_proc_U0_ap_clk;
wire         inst_87_entry_proc_U0_ap_rst;
wire         inst_87_fifo_A_A_IO_L2_in_0_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_10_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_11_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_12_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_1_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_2_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_3_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_4_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_5_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_6_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_7_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_8_U_clk;
wire         inst_87_fifo_A_A_IO_L2_in_9_U_clk;
wire         inst_87_fifo_A_PE_0_0_U_clk;
wire         inst_87_fifo_A_PE_0_1_U_clk;
wire         inst_87_fifo_A_PE_0_2_U_clk;
wire         inst_87_fifo_A_PE_10_0_U_clk;
wire         inst_87_fifo_A_PE_10_1_U_clk;
wire         inst_87_fifo_A_PE_10_2_U_clk;
wire         inst_87_fifo_A_PE_11_0_U_clk;
wire         inst_87_fifo_A_PE_11_1_U_clk;
wire         inst_87_fifo_A_PE_11_2_U_clk;
wire         inst_87_fifo_A_PE_12_0_U_clk;
wire         inst_87_fifo_A_PE_12_1_U_clk;
wire         inst_87_fifo_A_PE_12_2_U_clk;
wire         inst_87_fifo_A_PE_1_0_U_clk;
wire         inst_87_fifo_A_PE_1_1_U_clk;
wire         inst_87_fifo_A_PE_1_2_U_clk;
wire         inst_87_fifo_A_PE_2_0_U_clk;
wire         inst_87_fifo_A_PE_2_1_U_clk;
wire         inst_87_fifo_A_PE_2_2_U_clk;
wire         inst_87_fifo_A_PE_3_0_U_clk;
wire         inst_87_fifo_A_PE_3_1_U_clk;
wire         inst_87_fifo_A_PE_3_2_U_clk;
wire         inst_87_fifo_A_PE_4_0_U_clk;
wire         inst_87_fifo_A_PE_4_1_U_clk;
wire         inst_87_fifo_A_PE_4_2_U_clk;
wire         inst_87_fifo_A_PE_5_0_U_clk;
wire         inst_87_fifo_A_PE_5_1_U_clk;
wire         inst_87_fifo_A_PE_5_2_U_clk;
wire         inst_87_fifo_A_PE_6_0_U_clk;
wire         inst_87_fifo_A_PE_6_1_U_clk;
wire         inst_87_fifo_A_PE_6_2_U_clk;
wire         inst_87_fifo_A_PE_7_0_U_clk;
wire         inst_87_fifo_A_PE_7_1_U_clk;
wire         inst_87_fifo_A_PE_7_2_U_clk;
wire         inst_87_fifo_A_PE_8_0_U_clk;
wire         inst_87_fifo_A_PE_8_1_U_clk;
wire         inst_87_fifo_A_PE_8_2_U_clk;
wire         inst_87_fifo_A_PE_9_0_U_clk;
wire         inst_87_fifo_A_PE_9_1_U_clk;
wire         inst_87_fifo_A_PE_9_2_U_clk;
wire         inst_87_fifo_B_B_IO_L2_in_0_U_clk;
wire         inst_87_fifo_B_B_IO_L2_in_1_U_clk;
wire         inst_87_fifo_B_PE_0_0_U_clk;
wire         inst_87_fifo_B_PE_0_1_U_clk;
wire         inst_87_fifo_B_PE_10_0_U_clk;
wire         inst_87_fifo_B_PE_10_1_U_clk;
wire         inst_87_fifo_B_PE_11_0_U_clk;
wire         inst_87_fifo_B_PE_11_1_U_clk;
wire         inst_87_fifo_B_PE_12_0_U_clk;
wire         inst_87_fifo_B_PE_12_1_U_clk;
wire         inst_87_fifo_B_PE_13_0_U_clk;
wire         inst_87_fifo_B_PE_13_1_U_clk;
wire         inst_87_fifo_B_PE_1_0_U_clk;
wire         inst_87_fifo_B_PE_1_1_U_clk;
wire         inst_87_fifo_B_PE_2_0_U_clk;
wire         inst_87_fifo_B_PE_2_1_U_clk;
wire         inst_87_fifo_B_PE_3_0_U_clk;
wire         inst_87_fifo_B_PE_3_1_U_clk;
wire         inst_87_fifo_B_PE_4_0_U_clk;
wire         inst_87_fifo_B_PE_4_1_U_clk;
wire         inst_87_fifo_B_PE_5_0_U_clk;
wire         inst_87_fifo_B_PE_5_1_U_clk;
wire         inst_87_fifo_B_PE_6_0_U_clk;
wire         inst_87_fifo_B_PE_6_1_U_clk;
wire         inst_87_fifo_B_PE_7_0_U_clk;
wire         inst_87_fifo_B_PE_7_1_U_clk;
wire         inst_87_fifo_B_PE_8_0_U_clk;
wire         inst_87_fifo_B_PE_8_1_U_clk;
wire         inst_87_fifo_B_PE_9_0_U_clk;
wire         inst_87_fifo_B_PE_9_1_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_0_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_10_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_11_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_12_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_1_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_2_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_3_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_4_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_5_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_6_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_7_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_8_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_0_9_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_0_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_10_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_11_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_12_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_1_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_2_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_3_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_4_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_5_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_6_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_7_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_8_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L1_out_1_9_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L2_out_0_U_clk;
wire         inst_87_fifo_C_drain_C_drain_IO_L2_out_1_U_clk;
wire         inst_87_fifo_C_drain_PE_0_0_U_clk;
wire         inst_87_fifo_C_drain_PE_0_1_U_clk;
wire         inst_87_fifo_C_drain_PE_10_0_U_clk;
wire         inst_87_fifo_C_drain_PE_10_1_U_clk;
wire         inst_87_fifo_C_drain_PE_11_0_U_clk;
wire         inst_87_fifo_C_drain_PE_11_1_U_clk;
wire         inst_87_fifo_C_drain_PE_12_0_U_clk;
wire         inst_87_fifo_C_drain_PE_12_1_U_clk;
wire         inst_87_fifo_C_drain_PE_1_0_U_clk;
wire         inst_87_fifo_C_drain_PE_1_1_U_clk;
wire         inst_87_fifo_C_drain_PE_2_0_U_clk;
wire         inst_87_fifo_C_drain_PE_2_1_U_clk;
wire         inst_87_fifo_C_drain_PE_3_0_U_clk;
wire         inst_87_fifo_C_drain_PE_3_1_U_clk;
wire         inst_87_fifo_C_drain_PE_4_0_U_clk;
wire         inst_87_fifo_C_drain_PE_4_1_U_clk;
wire         inst_87_fifo_C_drain_PE_5_0_U_clk;
wire         inst_87_fifo_C_drain_PE_5_1_U_clk;
wire         inst_87_fifo_C_drain_PE_6_0_U_clk;
wire         inst_87_fifo_C_drain_PE_6_1_U_clk;
wire         inst_87_fifo_C_drain_PE_7_0_U_clk;
wire         inst_87_fifo_C_drain_PE_7_1_U_clk;
wire         inst_87_fifo_C_drain_PE_8_0_U_clk;
wire         inst_87_fifo_C_drain_PE_8_1_U_clk;
wire         inst_87_fifo_C_drain_PE_9_0_U_clk;
wire         inst_87_fifo_C_drain_PE_9_1_U_clk;
wire         inst_87_gmem_A_m_axi_U_ACLK;
wire         inst_87_gmem_B_m_axi_U_ACLK;
wire         inst_87_gmem_C_m_axi_U_ACLK;
wire         inst_87_rs_pipelined_control_s_axi_U_ap_ready;
wire         inst_87_rs_pipelined_control_s_axi_U_ap_start;
wire         inst_97_A_PE_dummy_12_U0_ap_clk;
wire         inst_97_A_PE_dummy_12_U0_ap_rst;
wire         inst_97_A_PE_dummy_13_U0_ap_clk;
wire         inst_97_A_PE_dummy_13_U0_ap_rst;
wire         inst_97_A_PE_dummy_14_U0_ap_clk;
wire         inst_97_A_PE_dummy_14_U0_ap_rst;
wire         inst_97_A_PE_dummy_15_U0_ap_clk;
wire         inst_97_A_PE_dummy_15_U0_ap_rst;
wire         inst_97_A_PE_dummy_16_U0_ap_clk;
wire         inst_97_A_PE_dummy_16_U0_ap_rst;
wire         inst_97_A_PE_dummy_17_U0_ap_clk;
wire         inst_97_A_PE_dummy_17_U0_ap_rst;
wire         inst_97_A_PE_dummy_18_U0_ap_rst;
wire         inst_97_A_PE_dummy_19_U0_ap_rst;
wire         inst_97_A_PE_dummy_20_U0_ap_rst;
wire         inst_97_A_PE_dummy_21_U0_ap_rst;
wire         inst_97_A_PE_dummy_22_U0_ap_rst;
wire         inst_97_A_PE_dummy_23_U0_ap_rst;
wire         inst_97_A_PE_dummy_U0_ap_clk;
wire         inst_97_A_PE_dummy_U0_ap_rst;
wire         inst_97_B_PE_dummy_24_U0_ap_rst;
wire         inst_97_B_PE_dummy_U0_ap_rst;
wire         inst_97_C_drain_IO_L3_out_U0_ap_rst;
wire         inst_97_control_s_axi_U_ARESET;


kernel3_A_IO_L2_in_1 A_IO_L2_in_1_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_1_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_1_U0   **/ (
    .ap_clk                              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_done                             (A_IO_L2_in_1_U0_ap_done),
    .ap_idle                             (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_idle_151b),
    .ap_ready                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_ready_1213),
    .ap_rst                              (A_IO_L2_in_1_U0_rs_pipelined_ap_rst),
    .ap_start                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_start_17bf),
    .fifo_A_A_IO_L2_in_14_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_dout65b),
    .fifo_A_A_IO_L2_in_14_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_empty_nf55),
    .fifo_A_A_IO_L2_in_14_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap788),
    .fifo_A_A_IO_L2_in_14_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid156),
    .fifo_A_A_IO_L2_in_14_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_read_1d07),
    .fifo_A_A_IO_L2_in_25_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_din_1ca3),
    .fifo_A_A_IO_L2_in_25_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap1f6),
    .fifo_A_A_IO_L2_in_25_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_full_n063),
    .fifo_A_A_IO_L2_in_25_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid281),
    .fifo_A_A_IO_L2_in_25_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_write_140e),
    .fifo_A_PE_1_021_din                 (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_din_1ce3),
    .fifo_A_PE_1_021_fifo_cap            (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_capd70),
    .fifo_A_PE_1_021_full_n              (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_full_nca2),
    .fifo_A_PE_1_021_num_data_valid      (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_validc8f),
    .fifo_A_PE_1_021_write               (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_write_1ea4)
);

kernel3_A_IO_L2_in_2 A_IO_L2_in_2_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_2_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_2_U0   **/ (
    .ap_clk                              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_done                             (A_IO_L2_in_2_U0_ap_done),
    .ap_idle                             (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_idle_1974),
    .ap_ready                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_ready_1206),
    .ap_rst                              (A_IO_L2_in_2_U0_rs_pipelined_ap_rst),
    .ap_start                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_start_1ffd),
    .fifo_A_A_IO_L2_in_25_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_doutef4),
    .fifo_A_A_IO_L2_in_25_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_empty_naff),
    .fifo_A_A_IO_L2_in_25_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap5a4),
    .fifo_A_A_IO_L2_in_25_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_validcee),
    .fifo_A_A_IO_L2_in_25_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_read_1ee7),
    .fifo_A_A_IO_L2_in_36_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_din_1c00),
    .fifo_A_A_IO_L2_in_36_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap07d),
    .fifo_A_A_IO_L2_in_36_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_full_n9f6),
    .fifo_A_A_IO_L2_in_36_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid478),
    .fifo_A_A_IO_L2_in_36_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_write_1738),
    .fifo_A_PE_2_024_din                 (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_din_1945),
    .fifo_A_PE_2_024_fifo_cap            (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_capcea),
    .fifo_A_PE_2_024_full_n              (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_full_nfb6),
    .fifo_A_PE_2_024_num_data_valid      (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid083),
    .fifo_A_PE_2_024_write               (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_write_18b5)
);

kernel3_A_IO_L2_in_3 A_IO_L2_in_3_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_3_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_3_U0   **/ (
    .ap_clk                              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_done                             (A_IO_L2_in_3_U0_ap_done),
    .ap_idle                             (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_idle_1658),
    .ap_ready                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_ready_1d3e),
    .ap_rst                              (A_IO_L2_in_3_U0_rs_pipelined_ap_rst),
    .ap_start                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_start_1b95),
    .fifo_A_A_IO_L2_in_36_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_dout0f5),
    .fifo_A_A_IO_L2_in_36_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_empty_n2b1),
    .fifo_A_A_IO_L2_in_36_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap3d4),
    .fifo_A_A_IO_L2_in_36_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid523),
    .fifo_A_A_IO_L2_in_36_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_read_1b51),
    .fifo_A_A_IO_L2_in_47_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_din_16ca),
    .fifo_A_A_IO_L2_in_47_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_capb3e),
    .fifo_A_A_IO_L2_in_47_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_full_ncc5),
    .fifo_A_A_IO_L2_in_47_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_validf54),
    .fifo_A_A_IO_L2_in_47_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_write_16fe),
    .fifo_A_PE_3_027_din                 (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_din_1423),
    .fifo_A_PE_3_027_fifo_cap            (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_capa8d),
    .fifo_A_PE_3_027_full_n              (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_full_n361),
    .fifo_A_PE_3_027_num_data_valid      (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid470),
    .fifo_A_PE_3_027_write               (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_write_18a4)
);

kernel3_A_IO_L2_in_4 A_IO_L2_in_4_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_4_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_4_U0   **/ (
    .ap_clk                              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_done                             (A_IO_L2_in_4_U0_ap_done),
    .ap_idle                             (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_idle_186b),
    .ap_ready                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_ready_1bff),
    .ap_rst                              (A_IO_L2_in_4_U0_rs_pipelined_ap_rst),
    .ap_start                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_start_1515),
    .fifo_A_A_IO_L2_in_47_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_dout55c),
    .fifo_A_A_IO_L2_in_47_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_empty_n562),
    .fifo_A_A_IO_L2_in_47_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap2b7),
    .fifo_A_A_IO_L2_in_47_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid0e2),
    .fifo_A_A_IO_L2_in_47_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_read_19c0),
    .fifo_A_A_IO_L2_in_58_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_din_1a91),
    .fifo_A_A_IO_L2_in_58_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap267),
    .fifo_A_A_IO_L2_in_58_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_full_n923),
    .fifo_A_A_IO_L2_in_58_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valide74),
    .fifo_A_A_IO_L2_in_58_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_write_190a),
    .fifo_A_PE_4_030_din                 (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_din_1adf),
    .fifo_A_PE_4_030_fifo_cap            (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_capbc6),
    .fifo_A_PE_4_030_full_n              (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_full_n4e3),
    .fifo_A_PE_4_030_num_data_valid      (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid4d3),
    .fifo_A_PE_4_030_write               (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_write_14ec)
);

kernel3_A_IO_L2_in_5 A_IO_L2_in_5_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_5_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_5_U0   **/ (
    .ap_clk                              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_done                             (A_IO_L2_in_5_U0_ap_done),
    .ap_idle                             (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_idle_15d4),
    .ap_ready                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_ready_1c50),
    .ap_rst                              (A_IO_L2_in_5_U0_rs_pipelined_ap_rst),
    .ap_start                            (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_start_150f),
    .fifo_A_A_IO_L2_in_58_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_dout49f),
    .fifo_A_A_IO_L2_in_58_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_empty_ndff),
    .fifo_A_A_IO_L2_in_58_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap6e8),
    .fifo_A_A_IO_L2_in_58_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_validea1),
    .fifo_A_A_IO_L2_in_58_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_read_1089),
    .fifo_A_A_IO_L2_in_69_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_din_1c5b),
    .fifo_A_A_IO_L2_in_69_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_capc48),
    .fifo_A_A_IO_L2_in_69_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_full_nd1c),
    .fifo_A_A_IO_L2_in_69_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid2e8),
    .fifo_A_A_IO_L2_in_69_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_write_11bb),
    .fifo_A_PE_5_033_din                 (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_din_1df5),
    .fifo_A_PE_5_033_fifo_cap            (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap143),
    .fifo_A_PE_5_033_full_n              (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_full_n2f9),
    .fifo_A_PE_5_033_num_data_valid      (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid15c),
    .fifo_A_PE_5_033_write               (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_write_1ed8)
);

kernel3_A_IO_L2_in_6 A_IO_L2_in_6_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_6_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_6_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (A_IO_L2_in_6_U0_ap_done),
    .ap_idle                              (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_idle_1a39),
    .ap_ready                             (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_ready_1a46),
    .ap_rst                               (A_IO_L2_in_6_U0_rs_pipelined_ap_rst),
    .ap_start                             (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_start_115d),
    .fifo_A_A_IO_L2_in_69_dout            (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_doutf77),
    .fifo_A_A_IO_L2_in_69_empty_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_empty_n4cc),
    .fifo_A_A_IO_L2_in_69_fifo_cap        (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap799),
    .fifo_A_A_IO_L2_in_69_num_data_valid  (_esign_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid007),
    .fifo_A_A_IO_L2_in_69_read            (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_read_1928),
    .fifo_A_A_IO_L2_in_710_din            (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_din_1ad4),
    .fifo_A_A_IO_L2_in_710_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap351),
    .fifo_A_A_IO_L2_in_710_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_full_n6c7),
    .fifo_A_A_IO_L2_in_710_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valide64),
    .fifo_A_A_IO_L2_in_710_write          (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_write_1756),
    .fifo_A_PE_6_036_din                  (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_din_1d6e),
    .fifo_A_PE_6_036_fifo_cap             (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_capc90),
    .fifo_A_PE_6_036_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_full_n7cd),
    .fifo_A_PE_6_036_num_data_valid       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid03f),
    .fifo_A_PE_6_036_write                (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_write_1f09)
);

kernel3_A_IO_L2_in A_IO_L2_in_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_U0   **/ (
    .ap_clk                              (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                         ( 1'b1),
    .ap_done                             (A_IO_L2_in_U0_ap_done),
    .ap_idle                             (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_idle_1055),
    .ap_ready                            (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_ready_1847),
    .ap_rst                              (A_IO_L2_in_U0_rs_pipelined_ap_rst),
    .ap_start                            (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_start_123c),
    .fifo_A_A_IO_L2_in_01_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_dout4c8),
    .fifo_A_A_IO_L2_in_01_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_empty_nee7),
    .fifo_A_A_IO_L2_in_01_fifo_cap       (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap0b0),
    .fifo_A_A_IO_L2_in_01_num_data_valid (__design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid106),
    .fifo_A_A_IO_L2_in_01_read           (_per_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_read_185b),
    .fifo_A_A_IO_L2_in_14_din            (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_din_1cf3),
    .fifo_A_A_IO_L2_in_14_fifo_cap       (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap173),
    .fifo_A_A_IO_L2_in_14_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_full_n36c),
    .fifo_A_A_IO_L2_in_14_num_data_valid (__design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_validb50),
    .fifo_A_A_IO_L2_in_14_write          (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_write_1a03),
    .fifo_A_PE_0_018_din                 (_r_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_din_10fb),
    .fifo_A_PE_0_018_fifo_cap            (_rapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap551),
    .fifo_A_PE_0_018_full_n              (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_full_n895),
    .fifo_A_PE_0_018_num_data_valid      (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid818),
    .fifo_A_PE_0_018_write               (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_write_14df)
);

kernel3_A_PE_dummy_12 A_PE_dummy_12_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_12_U0/design_1_i/kernel3_0/inst/A_PE_dummy_12_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_continue_1a5a),
    .ap_done                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_done_12e2),
    .ap_idle                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_idle_175e),
    .ap_ready                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_ready_1876),
    .ap_rst                         (A_PE_dummy_12_U0_rs_pipelined_ap_rst),
    .ap_start                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_start_1ff1),
    .fifo_A_PE_1_223_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_doutd96),
    .fifo_A_PE_1_223_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_empty_n1a6),
    .fifo_A_PE_1_223_fifo_cap       (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap5c1),
    .fifo_A_PE_1_223_num_data_valid (_st_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_validac3),
    .fifo_A_PE_1_223_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_read_1b89)
);

kernel3_A_PE_dummy_13 A_PE_dummy_13_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_13_U0/design_1_i/kernel3_0/inst/A_PE_dummy_13_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_continue_147e),
    .ap_done                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_done_1b78),
    .ap_idle                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_idle_1e67),
    .ap_ready                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_ready_13bf),
    .ap_rst                         (A_PE_dummy_13_U0_rs_pipelined_ap_rst),
    .ap_start                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_start_1941),
    .fifo_A_PE_2_226_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_dout054),
    .fifo_A_PE_2_226_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_empty_n6b2),
    .fifo_A_PE_2_226_fifo_cap       (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap9c7),
    .fifo_A_PE_2_226_num_data_valid (_st_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid6b0),
    .fifo_A_PE_2_226_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_read_1874)
);

kernel3_A_PE_dummy_14 A_PE_dummy_14_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_14_U0/design_1_i/kernel3_0/inst/A_PE_dummy_14_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_continue_10fe),
    .ap_done                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_done_1efd),
    .ap_idle                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_idle_1131),
    .ap_ready                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_ready_1c03),
    .ap_rst                         (A_PE_dummy_14_U0_rs_pipelined_ap_rst),
    .ap_start                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_start_1fb8),
    .fifo_A_PE_3_229_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_dout24d),
    .fifo_A_PE_3_229_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_empty_n74c),
    .fifo_A_PE_3_229_fifo_cap       (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap24d),
    .fifo_A_PE_3_229_num_data_valid (_st_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid09f),
    .fifo_A_PE_3_229_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_read_1e2f)
);

kernel3_A_PE_dummy_15 A_PE_dummy_15_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_15_U0/design_1_i/kernel3_0/inst/A_PE_dummy_15_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_continue_1fbb),
    .ap_done                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_done_14b9),
    .ap_idle                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_idle_1438),
    .ap_ready                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_ready_1a06),
    .ap_rst                         (A_PE_dummy_15_U0_rs_pipelined_ap_rst),
    .ap_start                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_start_1132),
    .fifo_A_PE_4_232_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_dout447),
    .fifo_A_PE_4_232_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_empty_n99c),
    .fifo_A_PE_4_232_fifo_cap       (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_capdea),
    .fifo_A_PE_4_232_num_data_valid (_st_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_validfae),
    .fifo_A_PE_4_232_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_read_12ce)
);

kernel3_A_PE_dummy_16 A_PE_dummy_16_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_16_U0/design_1_i/kernel3_0/inst/A_PE_dummy_16_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_continue_1350),
    .ap_done                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_done_1785),
    .ap_idle                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_idle_14e4),
    .ap_ready                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_ready_1650),
    .ap_rst                         (A_PE_dummy_16_U0_rs_pipelined_ap_rst),
    .ap_start                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_start_10cc),
    .fifo_A_PE_5_235_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_dout7e2),
    .fifo_A_PE_5_235_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_empty_n095),
    .fifo_A_PE_5_235_fifo_cap       (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_capd8e),
    .fifo_A_PE_5_235_num_data_valid (_st_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid389),
    .fifo_A_PE_5_235_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_read_1c56)
);

kernel3_A_PE_dummy_17 A_PE_dummy_17_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_17_U0/design_1_i/kernel3_0/inst/A_PE_dummy_17_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_continue_1f3e),
    .ap_done                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_done_1070),
    .ap_idle                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_idle_1fcf),
    .ap_ready                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_ready_1c38),
    .ap_rst                         (A_PE_dummy_17_U0_rs_pipelined_ap_rst),
    .ap_start                       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_start_167a),
    .fifo_A_PE_6_238_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_doutc31),
    .fifo_A_PE_6_238_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_empty_n185),
    .fifo_A_PE_6_238_fifo_cap       (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap4d1),
    .fifo_A_PE_6_238_num_data_valid (_st_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid35e),
    .fifo_A_PE_6_238_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_read_1cd1)
);

kernel3_A_PE_dummy A_PE_dummy_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_U0/design_1_i/kernel3_0/inst/A_PE_dummy_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_continue_1d3a),
    .ap_done                        (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_done_1193),
    .ap_idle                        (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_idle_1451),
    .ap_ready                       (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_ready_171d),
    .ap_rst                         (A_PE_dummy_U0_rs_pipelined_ap_rst),
    .ap_start                       (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_start_1142),
    .fifo_A_PE_0_220_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_douta87),
    .fifo_A_PE_0_220_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_empty_n22a),
    .fifo_A_PE_0_220_fifo_cap       (_rapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_fifo_capeb6),
    .fifo_A_PE_0_220_num_data_valid (__inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid4cf),
    .fifo_A_PE_0_220_read           (__wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_read_1f6e)
);

kernel3_B_IO_L2_in B_IO_L2_in_U0 /**   design_1_i/kernel3_0/inst/B_IO_L2_in_U0/design_1_i/kernel3_0/inst/B_IO_L2_in_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (B_IO_L2_in_U0_ap_done),
    .ap_idle                              (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_idle_1715),
    .ap_ready                             (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_ready_1a05),
    .ap_rst                               (B_IO_L2_in_U0_rs_pipelined_ap_rst),
    .ap_start                             (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_start_1331),
    .fifo_B_B_IO_L2_in_016_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_dout19c),
    .fifo_B_B_IO_L2_in_016_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_empty_nd16),
    .fifo_B_B_IO_L2_in_016_fifo_cap       (__inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap569),
    .fifo_B_B_IO_L2_in_016_num_data_valid (_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_validdb4),
    .fifo_B_B_IO_L2_in_016_read           (_er_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_read_1da4),
    .fifo_B_B_IO_L2_in_117_din            (_per_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_din_1224),
    .fifo_B_B_IO_L2_in_117_fifo_cap       (__inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_capbc5),
    .fifo_B_B_IO_L2_in_117_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_full_nc91),
    .fifo_B_B_IO_L2_in_117_num_data_valid (_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid063),
    .fifo_B_B_IO_L2_in_117_write          (_r_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_write_1d15),
    .fifo_B_PE_0_057_din                  (_r_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_din_1201),
    .fifo_B_PE_0_057_fifo_cap             (_rapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap0b4),
    .fifo_B_PE_0_057_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_full_nd9b),
    .fifo_B_PE_0_057_num_data_valid       (__inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid6c1),
    .fifo_B_PE_0_057_write                (_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_write_10a7)
);

kernel3_B_IO_L2_in_boundary B_IO_L2_in_boundary_U0 /**   design_1_i/kernel3_0/inst/B_IO_L2_in_boundary_U0/design_1_i/kernel3_0/inst/B_IO_L2_in_boundary_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (B_IO_L2_in_boundary_U0_ap_done),
    .ap_idle                              (_pper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_idle_1fd8),
    .ap_ready                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_ready_14a9),
    .ap_rst                               (B_IO_L2_in_boundary_U0_rs_pipelined_ap_rst),
    .ap_start                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_start_1cea),
    .fifo_B_B_IO_L2_in_117_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_dout9a9),
    .fifo_B_B_IO_L2_in_117_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_empty_nf5e),
    .fifo_B_B_IO_L2_in_117_fifo_cap       (_ign_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap1eb),
    .fifo_B_B_IO_L2_in_117_num_data_valid (_ernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_validc6ca2c),
    .fifo_B_B_IO_L2_in_117_read           (_t_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_L2_in_117_read_12b9),
    .fifo_B_PE_0_171_din                  (__inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_din_1a14),
    .fifo_B_PE_0_171_fifo_cap             (_st_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap95d),
    .fifo_B_PE_0_171_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_full_n87a),
    .fifo_B_PE_0_171_num_data_valid       (_ign_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_validaef),
    .fifo_B_PE_0_171_write                (_nst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_write_188d)
);

kernel3_C_drain_IO_L1_out_29 C_drain_IO_L1_out_29_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_29_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_29_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_29_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_idle_1617),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_ready_1105),
    .ap_rst                                               (C_drain_IO_L1_out_29_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_start_13b0),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_din            (_ernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_din0d5422),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_capba312c),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_full_n3b1),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_num_data_valid (_3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid88514b),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_write          (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_writed06b2f),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_doutc68),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_empty_n68b),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_capc12362),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_num_data_valid (_3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid7dc963),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_read           (_rnel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_readbce7e4),
    .fifo_C_drain_PE_6_091_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_doute59),
    .fifo_C_drain_PE_6_091_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_empty_n673),
    .fifo_C_drain_PE_6_091_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_capd01),
    .fifo_C_drain_PE_6_091_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid368eac),
    .fifo_C_drain_PE_6_091_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_PE_6_091_read_1680)
);

kernel3_C_drain_IO_L1_out_30 C_drain_IO_L1_out_30_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_30_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_30_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_30_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_idle_1a99),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_ready_11f9),
    .ap_rst                                               (C_drain_IO_L1_out_30_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_start_19a1),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_din            (_ernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_din299693),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap01f4a1),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_full_n4e1),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_num_data_valid (_3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid07c0a3),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_write          (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_write9c8962),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_dout042),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_empty_n8f8),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap150dd3),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_num_data_valid (_3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid64110b),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_read           (_rnel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_read3abc32),
    .fifo_C_drain_PE_5_090_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_douta20),
    .fifo_C_drain_PE_5_090_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_empty_nddd),
    .fifo_C_drain_PE_5_090_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap84b),
    .fifo_C_drain_PE_5_090_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid4fef48),
    .fifo_C_drain_PE_5_090_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_PE_5_090_read_1533)
);

kernel3_C_drain_IO_L1_out_31 C_drain_IO_L1_out_31_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_31_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_31_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_31_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_idle_1a4f),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_ready_15ad),
    .ap_rst                                               (C_drain_IO_L1_out_31_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_start_1476),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_din            (_ernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_din7552a1),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_capbf3321),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_full_nc46),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_num_data_valid (_3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validbc567d),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_write          (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_writea3fa39),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_doute8c),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_empty_n7a3),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap8cb685),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_num_data_valid (_3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid6738f4),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_read           (_rnel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_readadf112),
    .fifo_C_drain_PE_4_089_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_doutae1),
    .fifo_C_drain_PE_4_089_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_empty_n6d5),
    .fifo_C_drain_PE_4_089_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_capfe4),
    .fifo_C_drain_PE_4_089_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valide8c0ff),
    .fifo_C_drain_PE_4_089_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_PE_4_089_read_13de)
);

kernel3_C_drain_IO_L1_out_32 C_drain_IO_L1_out_32_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_32_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_32_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_32_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_idle_1e61),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_ready_15d6),
    .ap_rst                                               (C_drain_IO_L1_out_32_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_start_1139),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_din            (_ernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_din9f0e88),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap73e484),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_full_n49c),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_num_data_valid (_3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_validc5a37f),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_write          (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_write24090c),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_douta09),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_empty_nfa6),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap06ab11),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_num_data_valid (_3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validd5b921),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_read           (_rnel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_read3f013b),
    .fifo_C_drain_PE_3_088_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_doutc37),
    .fifo_C_drain_PE_3_088_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_empty_n8d7),
    .fifo_C_drain_PE_3_088_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap7fd),
    .fifo_C_drain_PE_3_088_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valide7c313),
    .fifo_C_drain_PE_3_088_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_PE_3_088_read_181e)
);

kernel3_C_drain_IO_L1_out_33 C_drain_IO_L1_out_33_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_33_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_33_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_33_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_idle_1056),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_ready_1ca6),
    .ap_rst                                               (C_drain_IO_L1_out_33_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_start_1ab5),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_din            (_ernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_din96e599),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap97b114),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_full_nf15),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_num_data_valid (_3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_validf3a340),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_write          (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_write70d568),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_doutb5d),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_empty_n86c),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap20688b),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_num_data_valid (_3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid104d89),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_read           (_rnel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_read2269af),
    .fifo_C_drain_PE_2_087_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_doute03),
    .fifo_C_drain_PE_2_087_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_empty_nf9e),
    .fifo_C_drain_PE_2_087_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap6cd),
    .fifo_C_drain_PE_2_087_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid8fc121),
    .fifo_C_drain_PE_2_087_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_PE_2_087_read_12bb)
);

kernel3_C_drain_IO_L1_out_34 C_drain_IO_L1_out_34_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_34_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_34_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_34_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_idle_13af),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_ready_1fba),
    .ap_rst                                               (C_drain_IO_L1_out_34_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_start_1c5f),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_din            (_ernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_din714553),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap83f10c),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_full_n18c),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_num_data_valid (_3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid444ce7),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_write          (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_write7c2b78),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_dout4ad),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_empty_n5c5),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap80b6fb),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_num_data_valid (_3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid2097c1),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_read           (_rnel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_readfc6a64),
    .fifo_C_drain_PE_1_086_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_dout152),
    .fifo_C_drain_PE_1_086_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_empty_nd62),
    .fifo_C_drain_PE_1_086_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap8a5),
    .fifo_C_drain_PE_1_086_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_validf8c85e),
    .fifo_C_drain_PE_1_086_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_PE_1_086_read_1684)
);

kernel3_C_drain_IO_L1_out_35 C_drain_IO_L1_out_35_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_35_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_35_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_35_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_idle_1c61),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_ready_1305),
    .ap_rst                                               (C_drain_IO_L1_out_35_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_start_11b1),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_din            (_ernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_din613496),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_capd9fbaa),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_full_n398),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_num_data_valid (_3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid9f6ea4),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_write          (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_writeaa1ab1),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_dout270),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_empty_n4d3),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_capbe4f24),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_num_data_valid (_3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_validd867bd),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_read           (_rnel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_read1236b3),
    .fifo_C_drain_PE_0_085_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_dout3f3),
    .fifo_C_drain_PE_0_085_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_empty_n739),
    .fifo_C_drain_PE_0_085_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap508),
    .fifo_C_drain_PE_0_085_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_validcd7de5),
    .fifo_C_drain_PE_0_085_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_PE_0_085_read_101a)
);

kernel3_C_drain_IO_L1_out_42 C_drain_IO_L1_out_42_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_42_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_42_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_42_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_idle_1e6c),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_ready_15db),
    .ap_rst                                               (C_drain_IO_L1_out_42_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_start_129b),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_din            (_ernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_dina65f61),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap0a53a1),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_full_nad4),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_num_data_valid (_3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid315b92),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_write          (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_write7ed3d7),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_doutaf2),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_empty_nd2a),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cape739bd),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_num_data_valid (_3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validf4a052),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_read           (_rnel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_read4c4774),
    .fifo_C_drain_PE_6_1104_dout                          (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_dout63b),
    .fifo_C_drain_PE_6_1104_empty_n                       (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_empty_ndc2),
    .fifo_C_drain_PE_6_1104_fifo_cap                      (__i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap9b5daf),
    .fifo_C_drain_PE_6_1104_num_data_valid                (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid7e2a07),
    .fifo_C_drain_PE_6_1104_read                          (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_PE_6_1104_read_13a2)
);

kernel3_C_drain_IO_L1_out_43 C_drain_IO_L1_out_43_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_43_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_43_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_43_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_idle_1c50),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_ready_1a98),
    .ap_rst                                               (C_drain_IO_L1_out_43_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_start_10ca),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_din            (_ernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_dindf8efa),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap8b63b8),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_full_n5fb),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_num_data_valid (_3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validbe1f88),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_write          (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_writeaaece5),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_dout3ed),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_empty_n37a),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap2002e9),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_num_data_valid (_3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_validcb23e5),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_read           (_rnel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_read2c4bee),
    .fifo_C_drain_PE_5_1103_dout                          (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_doutc9b),
    .fifo_C_drain_PE_5_1103_empty_n                       (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_empty_n21f),
    .fifo_C_drain_PE_5_1103_fifo_cap                      (__i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_capf1ba12),
    .fifo_C_drain_PE_5_1103_num_data_valid                (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_validf872b6),
    .fifo_C_drain_PE_5_1103_read                          (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_PE_5_1103_read_1ac3)
);

kernel3_C_drain_IO_L1_out_44 C_drain_IO_L1_out_44_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_44_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_44_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_44_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_idle_1149),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_ready_1f22),
    .ap_rst                                               (C_drain_IO_L1_out_44_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_start_1072),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_din            (_ernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_dince9a6f),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cape985ff),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_full_nfd0),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_num_data_valid (_3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_validbd7896),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_write          (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_write0f50a7),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_doutb4b),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_empty_n5bc),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap0020d7),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_num_data_valid (_3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validd1c8a5),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_read           (_rnel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_readbe731e),
    .fifo_C_drain_PE_4_1102_dout                          (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_dout9cc),
    .fifo_C_drain_PE_4_1102_empty_n                       (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_empty_n8c9),
    .fifo_C_drain_PE_4_1102_fifo_cap                      (__i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_capf2880a),
    .fifo_C_drain_PE_4_1102_num_data_valid                (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid6112ee),
    .fifo_C_drain_PE_4_1102_read                          (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_PE_4_1102_read_1d55)
);

kernel3_C_drain_IO_L1_out_45 C_drain_IO_L1_out_45_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_45_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_45_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_45_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_idle_1a52),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_ready_1e67),
    .ap_rst                                               (C_drain_IO_L1_out_45_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_start_1214),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_din            (_ernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_dina1e8af),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_capf08885),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_full_n5f0),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_num_data_valid (_3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_validecf8b7),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_write          (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_write6859d1),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_dout24e),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_empty_n7c3),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap719e3e),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_num_data_valid (_3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid2084ac),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_read           (_rnel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_reade78508),
    .fifo_C_drain_PE_3_1101_dout                          (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_doutcab),
    .fifo_C_drain_PE_3_1101_empty_n                       (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_empty_n9e1),
    .fifo_C_drain_PE_3_1101_fifo_cap                      (__i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_capaad94d),
    .fifo_C_drain_PE_3_1101_num_data_valid                (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_validbea5d1),
    .fifo_C_drain_PE_3_1101_read                          (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_PE_3_1101_read_1946)
);

kernel3_C_drain_IO_L1_out_46 C_drain_IO_L1_out_46_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_46_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_46_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_46_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_idle_1bdf),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_ready_1f7c),
    .ap_rst                                               (C_drain_IO_L1_out_46_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_start_1c82),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_din            (_ernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_din31e245),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_caped21f1),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_full_n8a2),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_num_data_valid (_3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid526034),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_write          (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_write0e7fa7),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_dout3cd),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_empty_nb38),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap17c3cc),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_num_data_valid (_3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid25e098),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_read           (_rnel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_readb9a514),
    .fifo_C_drain_PE_2_1100_dout                          (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_doutb8c),
    .fifo_C_drain_PE_2_1100_empty_n                       (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_empty_n1f4),
    .fifo_C_drain_PE_2_1100_fifo_cap                      (__i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap9f9b50),
    .fifo_C_drain_PE_2_1100_num_data_valid                (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid743ca4),
    .fifo_C_drain_PE_2_1100_read                          (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_PE_2_1100_read_1f27)
);

kernel3_C_drain_IO_L1_out_47 C_drain_IO_L1_out_47_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_47_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_47_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_47_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_idle_1846),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_ready_1f90),
    .ap_rst                                               (C_drain_IO_L1_out_47_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_start_1943),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_din            (_ernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_dinec3b2a),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap6b774b),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_full_n141),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_num_data_valid (_3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validc21488),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_write          (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_write2d6fea),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_dout57f),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_empty_n99a),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap804df0),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_num_data_valid (_3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_validea82bb),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_read           (_rnel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_read0db9f3),
    .fifo_C_drain_PE_1_199_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_dout0db),
    .fifo_C_drain_PE_1_199_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_empty_nf5f),
    .fifo_C_drain_PE_1_199_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap98b),
    .fifo_C_drain_PE_1_199_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_validfbe665),
    .fifo_C_drain_PE_1_199_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_PE_1_199_read_1776)
);

kernel3_C_drain_IO_L1_out_48 C_drain_IO_L1_out_48_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_48_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_48_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_48_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_idle_1fdc),
    .ap_ready                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_ready_1f94),
    .ap_rst                                               (C_drain_IO_L1_out_48_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_start_1be4),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_din            (_ernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_dinec4d3e),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_capddcfdb),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_full_n7c6),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_num_data_valid (_3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_validb93a45),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_write          (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_write6502ef),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_doutd68),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_empty_ndfa),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_capdf701d),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_num_data_valid (_3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validce2144),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_read           (_rnel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_read01a24d),
    .fifo_C_drain_PE_0_198_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_dout6cb),
    .fifo_C_drain_PE_0_198_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_empty_n065),
    .fifo_C_drain_PE_0_198_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap927),
    .fifo_C_drain_PE_0_198_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid64177f),
    .fifo_C_drain_PE_0_198_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_PE_0_198_read_19eb)
);

kernel3_C_drain_IO_L2_out C_drain_IO_L2_out_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L2_out_U0/design_1_i/kernel3_0/inst/C_drain_IO_L2_out_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L2_out_U0_ap_done),
    .ap_idle                                              (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_idle_1290),
    .ap_ready                                             (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_ready_102d),
    .ap_rst                                               (C_drain_IO_L2_out_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_start_1944),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_dout77a),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_empty_n63a),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_fifo_cap       (_nel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap54a5fd),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_num_data_valid (_nel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid0eb8a4),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_read           (__design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_0_0111_read_1c7c),
    .fifo_C_drain_C_drain_IO_L2_out_0137_din              (_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_din_1b0a),
    .fifo_C_drain_C_drain_IO_L2_out_0137_fifo_cap         (_ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap490e6e),
    .fifo_C_drain_C_drain_IO_L2_out_0137_full_n           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_full_n0c1),
    .fifo_C_drain_C_drain_IO_L2_out_0137_num_data_valid   (_ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid4c5747),
    .fifo_C_drain_C_drain_IO_L2_out_0137_write            (_t_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_0137_write_1630),
    .fifo_C_drain_C_drain_IO_L2_out_1138_dout             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_dout390),
    .fifo_C_drain_C_drain_IO_L2_out_1138_empty_n          (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_empty_nf48),
    .fifo_C_drain_C_drain_IO_L2_out_1138_fifo_cap         (_ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap73a082),
    .fifo_C_drain_C_drain_IO_L2_out_1138_num_data_valid   (_ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid8675fc),
    .fifo_C_drain_C_drain_IO_L2_out_1138_read             (_st_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_1138_read_1a13)
);

kernel3_C_drain_IO_L2_out_boundary C_drain_IO_L2_out_boundary_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L2_out_boundary_U0/design_1_i/kernel3_0/inst/C_drain_IO_L2_out_boundary_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L2_out_boundary_U0_ap_done),
    .ap_idle                                              (_apper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_idle_1aba),
    .ap_ready                                             (_pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_ready_1331),
    .ap_rst                                               (C_drain_IO_L2_out_boundary_U0_rs_pipelined_ap_rst),
    .ap_start                                             (_pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_start_17ef),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_dout164),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_empty_naed),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_fifo_cap       (_3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_capcc0ce8),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_num_data_valid (_l3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_validdd7fd1),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_read           (_rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_readc9290f),
    .fifo_C_drain_C_drain_IO_L2_out_1138_din              (_l3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_drain_C_IO_L2_out_1138_din4ea580),
    .fifo_C_drain_C_drain_IO_L2_out_1138_fifo_cap         (_el3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap366081),
    .fifo_C_drain_C_drain_IO_L2_out_1138_full_n           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_full_ncac),
    .fifo_C_drain_C_drain_IO_L2_out_1138_num_data_valid   (_3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valide86d1d),
    .fifo_C_drain_C_drain_IO_L2_out_1138_write            (_ernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_write04ae91)
);

__rs_hs_pipeline_head_gate #(
    .DATA_WIDTH (64),
    .__REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_head_gate /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (( { _er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_doutc15 } )),
    .if_dout    (_n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_head_gate_if_dout8a3),
    .if_empty_n (_O_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_head_gate_if_empty_ncc2),
    .if_full_n  (_st_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_0137_read_10fe),
    .if_read    (C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_head_if_full_n),
    .if_write   (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_empty_nb4b),
    .reset      (1'b0)
);

kernel3_PE_wrapper_0_0 PE_wrapper_0_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_0_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_idle_1c54),
    .ap_ready                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_ready_1aeb),
    .ap_rst                               (PE_wrapper_0_0_U0_rs_pipelined_ap_rst),
    .ap_start                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_start_11e4),
    .fifo_A_PE_0_018_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_dout5ac),
    .fifo_A_PE_0_018_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_empty_ne39),
    .fifo_A_PE_0_018_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap202),
    .fifo_A_PE_0_018_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid527),
    .fifo_A_PE_0_018_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_read_178c),
    .fifo_A_PE_0_119_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_din_1d8c),
    .fifo_A_PE_0_119_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap39d),
    .fifo_A_PE_0_119_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_full_nc75),
    .fifo_A_PE_0_119_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid8e1),
    .fifo_A_PE_0_119_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_write_188e),
    .fifo_B_PE_0_057_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_dout980),
    .fifo_B_PE_0_057_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_empty_nc63),
    .fifo_B_PE_0_057_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_capeb4),
    .fifo_B_PE_0_057_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_validf28),
    .fifo_B_PE_0_057_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_read_1329),
    .fifo_B_PE_1_058_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_din_14a4),
    .fifo_B_PE_1_058_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_capfd6),
    .fifo_B_PE_1_058_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_full_nea1),
    .fifo_B_PE_1_058_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid7c2),
    .fifo_B_PE_1_058_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_write_1283),
    .fifo_C_drain_PE_0_085_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_din_1354),
    .fifo_C_drain_PE_0_085_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap937),
    .fifo_C_drain_PE_0_085_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_full_ne5c),
    .fifo_C_drain_PE_0_085_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid1ef),
    .fifo_C_drain_PE_0_085_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_write_1f66)
);

kernel3_PE_wrapper_0_1 PE_wrapper_0_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_0_1_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_idle_1142),
    .ap_ready                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_ready_1e9e),
    .ap_rst                               (PE_wrapper_0_1_U0_rs_pipelined_ap_rst),
    .ap_start                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_start_15e2),
    .fifo_A_PE_0_119_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_doutac7),
    .fifo_A_PE_0_119_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_empty_n30b),
    .fifo_A_PE_0_119_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cape22),
    .fifo_A_PE_0_119_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valida3a),
    .fifo_A_PE_0_119_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_read_13e1),
    .fifo_A_PE_0_220_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_din_1c73),
    .fifo_A_PE_0_220_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap2d2),
    .fifo_A_PE_0_220_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_full_n3f3),
    .fifo_A_PE_0_220_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_validb90),
    .fifo_A_PE_0_220_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_write_1f06),
    .fifo_B_PE_0_171_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_dout9dc),
    .fifo_B_PE_0_171_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_empty_nbaa),
    .fifo_B_PE_0_171_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_capd64),
    .fifo_B_PE_0_171_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid879),
    .fifo_B_PE_0_171_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_read_1323),
    .fifo_B_PE_1_172_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_din_1a03),
    .fifo_B_PE_1_172_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap8e1),
    .fifo_B_PE_1_172_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_full_n490),
    .fifo_B_PE_1_172_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid3a9),
    .fifo_B_PE_1_172_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_write_1417),
    .fifo_C_drain_PE_0_198_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_din_1891),
    .fifo_C_drain_PE_0_198_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_capbab),
    .fifo_C_drain_PE_0_198_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_full_nf97),
    .fifo_C_drain_PE_0_198_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_validcb9),
    .fifo_C_drain_PE_0_198_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_write_1ed1)
);

kernel3_PE_wrapper_1_0 PE_wrapper_1_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_1_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_idle_158f),
    .ap_ready                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_ready_17a3),
    .ap_rst                               (PE_wrapper_1_0_U0_rs_pipelined_ap_rst),
    .ap_start                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_start_13e8),
    .fifo_A_PE_1_021_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_dout47f),
    .fifo_A_PE_1_021_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_empty_n572),
    .fifo_A_PE_1_021_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap0e2),
    .fifo_A_PE_1_021_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_validc9d),
    .fifo_A_PE_1_021_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_read_1113),
    .fifo_A_PE_1_122_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_din_1686),
    .fifo_A_PE_1_122_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_capcef),
    .fifo_A_PE_1_122_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_full_n9eb),
    .fifo_A_PE_1_122_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_validbec),
    .fifo_A_PE_1_122_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_write_19f3),
    .fifo_B_PE_1_058_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_dout10d),
    .fifo_B_PE_1_058_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_empty_n25f),
    .fifo_B_PE_1_058_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap111),
    .fifo_B_PE_1_058_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid582),
    .fifo_B_PE_1_058_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_read_1832),
    .fifo_B_PE_2_059_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_din_1da6),
    .fifo_B_PE_2_059_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap709),
    .fifo_B_PE_2_059_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_full_n564),
    .fifo_B_PE_2_059_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_validedb),
    .fifo_B_PE_2_059_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_write_1de3),
    .fifo_C_drain_PE_1_086_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_din_15a2),
    .fifo_C_drain_PE_1_086_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_capf9b),
    .fifo_C_drain_PE_1_086_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_full_n189),
    .fifo_C_drain_PE_1_086_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_validc98),
    .fifo_C_drain_PE_1_086_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_write_19c0)
);

kernel3_PE_wrapper_1_1 PE_wrapper_1_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_1_1_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_idle_12c6),
    .ap_ready                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_ready_1df8),
    .ap_rst                               (PE_wrapper_1_1_U0_rs_pipelined_ap_rst),
    .ap_start                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_start_1042),
    .fifo_A_PE_1_122_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_dout225),
    .fifo_A_PE_1_122_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_empty_n7cb),
    .fifo_A_PE_1_122_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap1e8),
    .fifo_A_PE_1_122_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_validd92),
    .fifo_A_PE_1_122_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_read_16e9),
    .fifo_A_PE_1_223_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_din_18c3),
    .fifo_A_PE_1_223_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cape04),
    .fifo_A_PE_1_223_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_full_n767),
    .fifo_A_PE_1_223_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid13c),
    .fifo_A_PE_1_223_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_write_1bf6),
    .fifo_B_PE_1_172_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_dout46e),
    .fifo_B_PE_1_172_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_empty_n040),
    .fifo_B_PE_1_172_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_capf32),
    .fifo_B_PE_1_172_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_validf63),
    .fifo_B_PE_1_172_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_read_1406),
    .fifo_B_PE_2_173_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_din_130c),
    .fifo_B_PE_2_173_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_capc6d),
    .fifo_B_PE_2_173_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_full_nafe),
    .fifo_B_PE_2_173_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid264),
    .fifo_B_PE_2_173_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_write_1198),
    .fifo_C_drain_PE_1_199_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_din_1f0a),
    .fifo_C_drain_PE_1_199_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap463),
    .fifo_C_drain_PE_1_199_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_full_n27a),
    .fifo_C_drain_PE_1_199_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid7bc),
    .fifo_C_drain_PE_1_199_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_write_1f32)
);

kernel3_PE_wrapper_2_0 PE_wrapper_2_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_2_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_idle_1b64),
    .ap_ready                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_ready_1e1b),
    .ap_rst                               (PE_wrapper_2_0_U0_rs_pipelined_ap_rst),
    .ap_start                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_start_1349),
    .fifo_A_PE_2_024_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_doutaa2),
    .fifo_A_PE_2_024_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_empty_n179),
    .fifo_A_PE_2_024_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_capb06),
    .fifo_A_PE_2_024_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_validc49),
    .fifo_A_PE_2_024_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_read_1da3),
    .fifo_A_PE_2_125_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_din_10f9),
    .fifo_A_PE_2_125_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap84d),
    .fifo_A_PE_2_125_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_full_n348),
    .fifo_A_PE_2_125_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid99e),
    .fifo_A_PE_2_125_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_write_19ff),
    .fifo_B_PE_2_059_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_dout592),
    .fifo_B_PE_2_059_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_empty_n5dc),
    .fifo_B_PE_2_059_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap045),
    .fifo_B_PE_2_059_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid08b),
    .fifo_B_PE_2_059_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_read_1974),
    .fifo_B_PE_3_060_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_din_152d),
    .fifo_B_PE_3_060_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap445),
    .fifo_B_PE_3_060_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_full_nca8),
    .fifo_B_PE_3_060_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid841),
    .fifo_B_PE_3_060_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_write_11cc),
    .fifo_C_drain_PE_2_087_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_din_18a6),
    .fifo_C_drain_PE_2_087_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cape16),
    .fifo_C_drain_PE_2_087_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_full_n1bf),
    .fifo_C_drain_PE_2_087_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid1d1),
    .fifo_C_drain_PE_2_087_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_write_13e8)
);

kernel3_PE_wrapper_2_1 PE_wrapper_2_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_2_1_U0_ap_done),
    .ap_idle                               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_idle_17f1),
    .ap_ready                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_ready_15ce),
    .ap_rst                                (PE_wrapper_2_1_U0_rs_pipelined_ap_rst),
    .ap_start                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_start_1398),
    .fifo_A_PE_2_125_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_dout039),
    .fifo_A_PE_2_125_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_empty_n039),
    .fifo_A_PE_2_125_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_capb65),
    .fifo_A_PE_2_125_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid542),
    .fifo_A_PE_2_125_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_read_107e),
    .fifo_A_PE_2_226_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_din_18b6),
    .fifo_A_PE_2_226_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap157),
    .fifo_A_PE_2_226_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_full_n92f),
    .fifo_A_PE_2_226_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid981),
    .fifo_A_PE_2_226_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_write_110a),
    .fifo_B_PE_2_173_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_dout83c),
    .fifo_B_PE_2_173_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_empty_n904),
    .fifo_B_PE_2_173_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap286),
    .fifo_B_PE_2_173_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid1a3),
    .fifo_B_PE_2_173_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_read_17cb),
    .fifo_B_PE_3_174_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_din_11a7),
    .fifo_B_PE_3_174_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_capa6e),
    .fifo_B_PE_3_174_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_full_n6fc),
    .fifo_B_PE_3_174_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_validf0b),
    .fifo_B_PE_3_174_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_write_1b21),
    .fifo_C_drain_PE_2_1100_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_din_1e87),
    .fifo_C_drain_PE_2_1100_fifo_cap       (__design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_capa66),
    .fifo_C_drain_PE_2_1100_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_full_nb05),
    .fifo_C_drain_PE_2_1100_num_data_valid (__i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid631a8f),
    .fifo_C_drain_PE_2_1100_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_write_1706)
);

kernel3_PE_wrapper_3_0 PE_wrapper_3_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_3_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_idle_116a),
    .ap_ready                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_ready_1aea),
    .ap_rst                               (PE_wrapper_3_0_U0_rs_pipelined_ap_rst),
    .ap_start                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_start_132b),
    .fifo_A_PE_3_027_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_doute2f),
    .fifo_A_PE_3_027_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_empty_n70f),
    .fifo_A_PE_3_027_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cape4c),
    .fifo_A_PE_3_027_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid4f6),
    .fifo_A_PE_3_027_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_read_1d1c),
    .fifo_A_PE_3_128_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_din_11fd),
    .fifo_A_PE_3_128_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_capc9d),
    .fifo_A_PE_3_128_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_full_n9e6),
    .fifo_A_PE_3_128_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid6bd),
    .fifo_A_PE_3_128_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_write_123d),
    .fifo_B_PE_3_060_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_doutc0c),
    .fifo_B_PE_3_060_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_empty_ncb5),
    .fifo_B_PE_3_060_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap244),
    .fifo_B_PE_3_060_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_validb28),
    .fifo_B_PE_3_060_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_read_100e),
    .fifo_B_PE_4_061_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_din_1e58),
    .fifo_B_PE_4_061_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_capd5b),
    .fifo_B_PE_4_061_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_full_n860),
    .fifo_B_PE_4_061_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid99e),
    .fifo_B_PE_4_061_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_write_1c03),
    .fifo_C_drain_PE_3_088_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_din_1f3b),
    .fifo_C_drain_PE_3_088_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap886),
    .fifo_C_drain_PE_3_088_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_full_ndd5),
    .fifo_C_drain_PE_3_088_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid942),
    .fifo_C_drain_PE_3_088_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_write_18b9)
);

kernel3_PE_wrapper_3_1 PE_wrapper_3_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_3_1_U0_ap_done),
    .ap_idle                               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_idle_1b82),
    .ap_ready                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_ready_11dd),
    .ap_rst                                (PE_wrapper_3_1_U0_rs_pipelined_ap_rst),
    .ap_start                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_start_179a),
    .fifo_A_PE_3_128_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_doutae0),
    .fifo_A_PE_3_128_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_empty_nce5),
    .fifo_A_PE_3_128_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_capa3b),
    .fifo_A_PE_3_128_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid18d),
    .fifo_A_PE_3_128_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_read_172b),
    .fifo_A_PE_3_229_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_din_1466),
    .fifo_A_PE_3_229_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_capc4e),
    .fifo_A_PE_3_229_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_full_n81e),
    .fifo_A_PE_3_229_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid019),
    .fifo_A_PE_3_229_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_write_10f5),
    .fifo_B_PE_3_174_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_dout344),
    .fifo_B_PE_3_174_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_empty_n40f),
    .fifo_B_PE_3_174_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap868),
    .fifo_B_PE_3_174_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid7ff),
    .fifo_B_PE_3_174_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_read_145c),
    .fifo_B_PE_4_175_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_din_1f89),
    .fifo_B_PE_4_175_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_capb4d),
    .fifo_B_PE_4_175_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_full_n9c5),
    .fifo_B_PE_4_175_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid9cd),
    .fifo_B_PE_4_175_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_write_10c2),
    .fifo_C_drain_PE_3_1101_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_din_1dd4),
    .fifo_C_drain_PE_3_1101_fifo_cap       (__design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap33e),
    .fifo_C_drain_PE_3_1101_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_full_n956),
    .fifo_C_drain_PE_3_1101_num_data_valid (__i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid91381f),
    .fifo_C_drain_PE_3_1101_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_write_16f6)
);

kernel3_PE_wrapper_4_0 PE_wrapper_4_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_4_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_idle_1d49),
    .ap_ready                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_ready_14d6),
    .ap_rst                               (PE_wrapper_4_0_U0_rs_pipelined_ap_rst),
    .ap_start                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_start_1ed7),
    .fifo_A_PE_4_030_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_doutf8c),
    .fifo_A_PE_4_030_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_empty_n454),
    .fifo_A_PE_4_030_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_capb17),
    .fifo_A_PE_4_030_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_validd03),
    .fifo_A_PE_4_030_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_read_19ad),
    .fifo_A_PE_4_131_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_din_1a4b),
    .fifo_A_PE_4_131_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_capbba),
    .fifo_A_PE_4_131_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_full_nd55),
    .fifo_A_PE_4_131_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_validc5f),
    .fifo_A_PE_4_131_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_write_1687),
    .fifo_B_PE_4_061_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_dout5a3),
    .fifo_B_PE_4_061_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_empty_nf6d),
    .fifo_B_PE_4_061_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap01f),
    .fifo_B_PE_4_061_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid7d2),
    .fifo_B_PE_4_061_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_read_12e1),
    .fifo_B_PE_5_062_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_din_1d63),
    .fifo_B_PE_5_062_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap0bb),
    .fifo_B_PE_5_062_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_full_n072),
    .fifo_B_PE_5_062_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid375),
    .fifo_B_PE_5_062_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_write_1461),
    .fifo_C_drain_PE_4_089_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_din_1dac),
    .fifo_C_drain_PE_4_089_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap625),
    .fifo_C_drain_PE_4_089_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_full_n0cc),
    .fifo_C_drain_PE_4_089_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_validd73),
    .fifo_C_drain_PE_4_089_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_write_10d2)
);

kernel3_PE_wrapper_4_1 PE_wrapper_4_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_4_1_U0_ap_done),
    .ap_idle                               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_idle_1c11),
    .ap_ready                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_ready_1510),
    .ap_rst                                (PE_wrapper_4_1_U0_rs_pipelined_ap_rst),
    .ap_start                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_start_183f),
    .fifo_A_PE_4_131_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_dout934),
    .fifo_A_PE_4_131_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_empty_n9ad),
    .fifo_A_PE_4_131_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap743),
    .fifo_A_PE_4_131_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid069),
    .fifo_A_PE_4_131_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_read_1213),
    .fifo_A_PE_4_232_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_din_19cd),
    .fifo_A_PE_4_232_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_capb20),
    .fifo_A_PE_4_232_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_full_n851),
    .fifo_A_PE_4_232_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid367),
    .fifo_A_PE_4_232_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_write_144f),
    .fifo_B_PE_4_175_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_dout4ef),
    .fifo_B_PE_4_175_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_empty_nbf1),
    .fifo_B_PE_4_175_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_capa3e),
    .fifo_B_PE_4_175_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid69d),
    .fifo_B_PE_4_175_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_read_1f40),
    .fifo_B_PE_5_176_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_din_182f),
    .fifo_B_PE_5_176_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_capf48),
    .fifo_B_PE_5_176_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_full_ne94),
    .fifo_B_PE_5_176_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid197),
    .fifo_B_PE_5_176_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_write_1b0b),
    .fifo_C_drain_PE_4_1102_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_din_1d3a),
    .fifo_C_drain_PE_4_1102_fifo_cap       (__design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap883),
    .fifo_C_drain_PE_4_1102_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_full_n095),
    .fifo_C_drain_PE_4_1102_num_data_valid (__i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid6721cf),
    .fifo_C_drain_PE_4_1102_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_write_1c28)
);

kernel3_PE_wrapper_5_0 PE_wrapper_5_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_5_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_idle_121d),
    .ap_ready                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_ready_1361),
    .ap_rst                               (PE_wrapper_5_0_U0_rs_pipelined_ap_rst),
    .ap_start                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_start_18c3),
    .fifo_A_PE_5_033_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_dout97e),
    .fifo_A_PE_5_033_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_empty_na8c),
    .fifo_A_PE_5_033_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap46d),
    .fifo_A_PE_5_033_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valida9c),
    .fifo_A_PE_5_033_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_read_1a15),
    .fifo_A_PE_5_134_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_din_1bd9),
    .fifo_A_PE_5_134_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_capfa0),
    .fifo_A_PE_5_134_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_full_n80f),
    .fifo_A_PE_5_134_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid173),
    .fifo_A_PE_5_134_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_write_1482),
    .fifo_B_PE_5_062_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_douta29),
    .fifo_B_PE_5_062_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_empty_n285),
    .fifo_B_PE_5_062_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_capaaf),
    .fifo_B_PE_5_062_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid0b9),
    .fifo_B_PE_5_062_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_read_1f1e),
    .fifo_B_PE_6_063_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_din_1b8e),
    .fifo_B_PE_6_063_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap288),
    .fifo_B_PE_6_063_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_full_n5de),
    .fifo_B_PE_6_063_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid828),
    .fifo_B_PE_6_063_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_write_1ef9),
    .fifo_C_drain_PE_5_090_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_din_12dd),
    .fifo_C_drain_PE_5_090_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap726),
    .fifo_C_drain_PE_5_090_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_full_nbdc),
    .fifo_C_drain_PE_5_090_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid3ba),
    .fifo_C_drain_PE_5_090_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_write_17de)
);

kernel3_PE_wrapper_5_1 PE_wrapper_5_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_5_1_U0_ap_done),
    .ap_idle                               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_idle_19dc),
    .ap_ready                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_ready_18d7),
    .ap_rst                                (PE_wrapper_5_1_U0_rs_pipelined_ap_rst),
    .ap_start                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_start_103b),
    .fifo_A_PE_5_134_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_dout872),
    .fifo_A_PE_5_134_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_empty_n6d5),
    .fifo_A_PE_5_134_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_capbf8),
    .fifo_A_PE_5_134_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid5bc),
    .fifo_A_PE_5_134_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_read_12a1),
    .fifo_A_PE_5_235_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_din_1790),
    .fifo_A_PE_5_235_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap051),
    .fifo_A_PE_5_235_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_full_n7da),
    .fifo_A_PE_5_235_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valide34),
    .fifo_A_PE_5_235_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_write_1c7c),
    .fifo_B_PE_5_176_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_dout7bc),
    .fifo_B_PE_5_176_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_empty_naba),
    .fifo_B_PE_5_176_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap010),
    .fifo_B_PE_5_176_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_validf51),
    .fifo_B_PE_5_176_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_read_1443),
    .fifo_B_PE_6_177_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_din_15bd),
    .fifo_B_PE_6_177_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap4a7),
    .fifo_B_PE_6_177_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_full_ne9b),
    .fifo_B_PE_6_177_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid23a),
    .fifo_B_PE_6_177_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_write_1fa3),
    .fifo_C_drain_PE_5_1103_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_din_1898),
    .fifo_C_drain_PE_5_1103_fifo_cap       (__design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap9bf),
    .fifo_C_drain_PE_5_1103_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_full_n17c),
    .fifo_C_drain_PE_5_1103_num_data_valid (__i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid0431ca),
    .fifo_C_drain_PE_5_1103_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_write_190c)
);

kernel3_PE_wrapper_6_0 PE_wrapper_6_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_6_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_idle_1981),
    .ap_ready                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_ready_1b48),
    .ap_rst                               (PE_wrapper_6_0_U0_rs_pipelined_ap_rst),
    .ap_start                             (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_start_1baf),
    .fifo_A_PE_6_036_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_dout291),
    .fifo_A_PE_6_036_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_empty_ne20),
    .fifo_A_PE_6_036_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap4f7),
    .fifo_A_PE_6_036_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_validee0),
    .fifo_A_PE_6_036_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_read_1073),
    .fifo_A_PE_6_137_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_din_1124),
    .fifo_A_PE_6_137_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap9a7),
    .fifo_A_PE_6_137_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_full_nb55),
    .fifo_A_PE_6_137_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid143),
    .fifo_A_PE_6_137_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_write_11e9),
    .fifo_B_PE_6_063_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_dout65f),
    .fifo_B_PE_6_063_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_empty_n9d8),
    .fifo_B_PE_6_063_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap285),
    .fifo_B_PE_6_063_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_validb78),
    .fifo_B_PE_6_063_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_read_103c),
    .fifo_B_PE_7_064_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_din_1154),
    .fifo_B_PE_7_064_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap606),
    .fifo_B_PE_7_064_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_full_n737),
    .fifo_B_PE_7_064_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid926),
    .fifo_B_PE_7_064_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_write_1498),
    .fifo_C_drain_PE_6_091_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_din_1c2d),
    .fifo_C_drain_PE_6_091_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap790),
    .fifo_C_drain_PE_6_091_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_full_n214),
    .fifo_C_drain_PE_6_091_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid40b),
    .fifo_C_drain_PE_6_091_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_write_1217)
);

kernel3_PE_wrapper_6_1 PE_wrapper_6_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_6_1_U0_ap_done),
    .ap_idle                               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_idle_12b2),
    .ap_ready                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_ready_1286),
    .ap_rst                                (PE_wrapper_6_1_U0_rs_pipelined_ap_rst),
    .ap_start                              (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_start_14e4),
    .fifo_A_PE_6_137_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_dout1d4),
    .fifo_A_PE_6_137_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_empty_n19a),
    .fifo_A_PE_6_137_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap352),
    .fifo_A_PE_6_137_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid671),
    .fifo_A_PE_6_137_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_read_12d1),
    .fifo_A_PE_6_238_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_din_1344),
    .fifo_A_PE_6_238_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap48f),
    .fifo_A_PE_6_238_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_full_n239),
    .fifo_A_PE_6_238_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_validcd0),
    .fifo_A_PE_6_238_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_write_126b),
    .fifo_B_PE_6_177_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_dout25e),
    .fifo_B_PE_6_177_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_empty_n7f1),
    .fifo_B_PE_6_177_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap6d5),
    .fifo_B_PE_6_177_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid1c8),
    .fifo_B_PE_6_177_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_read_1036),
    .fifo_B_PE_7_178_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_din_10cf),
    .fifo_B_PE_7_178_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_capdde),
    .fifo_B_PE_7_178_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_full_nebf),
    .fifo_B_PE_7_178_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid95c),
    .fifo_B_PE_7_178_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_write_1a22),
    .fifo_C_drain_PE_6_1104_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_din_140a),
    .fifo_C_drain_PE_6_1104_fifo_cap       (__design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_capfce),
    .fifo_C_drain_PE_6_1104_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_full_nbdb),
    .fifo_C_drain_PE_6_1104_num_data_valid (__i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_validfb7144),
    .fifo_C_drain_PE_6_1104_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_write_1210)
);

__rs_hs_pipeline_head_gate #(
    .DATA_WIDTH (256),
    .__REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_gate /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (( { _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_dout344 } )),
    .if_dout    (PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_gate_if_dout),
    .if_empty_n (PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_gate_if_empty_n),
    .if_full_n  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_read_1ba2),
    .if_read    (PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_if_full_n),
    .if_write   (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_empty_n668),
    .reset      (1'b0)
);

__rs_passthrough_0 __rs_passthrough_inst_0 /**   Generated by RapidStream   **/ (
    .HBM_CATTRIP                  (HBM_CATTRIP),
    .__rs_passthrough_HBM_CATTRIP (__rs_passthrough_HBM_CATTRIP)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_0_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_0_U/design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (fifo_A_A_IO_L2_in_0_U_rs_pipelined_if_din),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_dout4c8),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_empty_nee7),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_fifo_cap9d9),
    .if_full_n         (fifo_A_A_IO_L2_in_0_U_rs_pipelined_if_full_n),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_num_data_valid75c),
    .if_read           (_per_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_read_185b),
    .if_read_ce        ( 1'b1),
    .if_write          (fifo_A_A_IO_L2_in_0_U_rs_pipelined_if_write),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_reset60f)
);

__rs_hs_pipeline_tail #(
    .ADDR_WIDTH   (5),
    .DATA_WIDTH   (256),
    .DEPTH        (30),
    .GRACE_PERIOD (2),
    .MEM_STYLE    (0),
    .__REGION     ("SLOT_X1Y1_TO_SLOT_X1Y1")
) fifo_A_A_IO_L2_in_0_U_hs_if_din_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_dout),
    .if_dout    (( { fifo_A_A_IO_L2_in_0_U_rs_pipelined_if_din } )),
    .if_empty_n (fifo_A_A_IO_L2_in_0_U_rs_pipelined_if_write),
    .if_full_n  (fifo_A_A_IO_L2_in_0_U_hs_if_din_tail_if_full_n),
    .if_read    (fifo_A_A_IO_L2_in_0_U_rs_pipelined_if_full_n),
    .if_write   (fifo_A_A_IO_L2_in_0_U_hs_if_din_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_1_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_din_1cf3),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_dout65b),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_empty_nf55),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_fifo_cap877),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_full_n36c),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_num_data_valid35c),
    .if_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_read_1d07),
    .if_read_ce        ( 1'b1),
    .if_write          (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_write_1a03),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_reset69a)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_2_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_din_1ca3),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_doutef4),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_empty_naff),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_fifo_capde6),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_full_n063),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_num_data_validcd4),
    .if_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_read_1ee7),
    .if_read_ce        ( 1'b1),
    .if_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_write_140e),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_reset10c)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_3_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_3_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_din_1c00),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_dout0f5),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_empty_n2b1),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_fifo_capa47),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_full_n9f6),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_num_data_valid7d5),
    .if_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_read_1b51),
    .if_read_ce        ( 1'b1),
    .if_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_write_1738),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_reset9f2)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_4_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_4_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_din_16ca),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_dout55c),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_empty_n562),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_fifo_cap5c2),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_full_ncc5),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_num_data_valid9a2),
    .if_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_read_19c0),
    .if_read_ce        ( 1'b1),
    .if_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_write_16fe),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_reset954)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_5_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_5_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_din_1a91),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_dout49f),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_empty_ndff),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_fifo_capd8f),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_full_n923),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_num_data_valid3a8),
    .if_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_read_1089),
    .if_read_ce        ( 1'b1),
    .if_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_write_190a),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_reset010)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_6_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_6_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_din_1c5b),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_doutf77),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_empty_n4cc),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_fifo_cap010),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_full_nd1c),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_num_data_valid778),
    .if_read           (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_read_1928),
    .if_read_ce        ( 1'b1),
    .if_write          (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_write_11bb),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_reset1bb)
);

__rs_hs_pipeline_head_gate #(
    .DATA_WIDTH (256),
    .__REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) fifo_A_A_IO_L2_in_7_U_hs_if_din_head_gate /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (( { _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_din_1ad4 } )),
    .if_dout    (fifo_A_A_IO_L2_in_7_U_hs_if_din_head_gate_if_dout),
    .if_empty_n (fifo_A_A_IO_L2_in_7_U_hs_if_din_head_gate_if_empty_n),
    .if_full_n  (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_full_n6c7),
    .if_read    (fifo_A_A_IO_L2_in_7_U_hs_if_din_head_if_full_n),
    .if_write   (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_write_1756),
    .reset      (1'b0)
);

kernel3_fifo_w256_d2_S fifo_A_PE_0_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_0_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_r_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_din_10fb),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_dout5ac),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_empty_ne39),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_fifo_capdf6),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_full_n895),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_num_data_valid542),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_read_178c),
    .if_read_ce        ( 1'b1),
    .if_write          (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_write_14df),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_reset35d)
);

kernel3_fifo_w256_d2_S fifo_A_PE_0_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_0_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_din_1d8c),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_doutac7),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_empty_n30b),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_fifo_cap987),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_full_nc75),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_num_data_validc65),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_read_13e1),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_write_188e),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_reset757)
);

kernel3_fifo_w256_d2_S fifo_A_PE_0_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_0_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_din_1c73),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_douta87),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_empty_n22a),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_fifo_capd44),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_full_n3f3),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_num_data_valid8dc),
    .if_read           (__wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_read_1f6e),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_write_1f06),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_resetbdf)
);

kernel3_fifo_w256_d2_S fifo_A_PE_1_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_1_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_din_1ce3),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_dout47f),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_empty_n572),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_fifo_capda8),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_full_nca2),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_num_data_validce9),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_read_1113),
    .if_read_ce        ( 1'b1),
    .if_write          (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_write_1ea4),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_resetd6f)
);

kernel3_fifo_w256_d2_S fifo_A_PE_1_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_1_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_din_1686),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_dout225),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_empty_n7cb),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_fifo_cap61b),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_full_n9eb),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_num_data_valid6a3),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_read_16e9),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_write_19f3),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_resetbfd)
);

kernel3_fifo_w256_d2_S fifo_A_PE_1_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_1_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_din_18c3),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_doutd96),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_empty_n1a6),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_fifo_cape6e),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_full_n767),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_num_data_validd04),
    .if_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_read_1b89),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_write_1bf6),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_reset405)
);

kernel3_fifo_w256_d2_S fifo_A_PE_2_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_2_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_din_1945),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_doutaa2),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_empty_n179),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_fifo_capc63),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_full_nfb6),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_num_data_validd61),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_read_1da3),
    .if_read_ce        ( 1'b1),
    .if_write          (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_write_18b5),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_reset8b7)
);

kernel3_fifo_w256_d2_S fifo_A_PE_2_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_2_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_din_10f9),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_dout039),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_empty_n039),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_fifo_capa4a),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_full_n348),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_num_data_valid522),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_read_107e),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_write_19ff),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_resetd52)
);

kernel3_fifo_w256_d2_S fifo_A_PE_2_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_2_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_din_18b6),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_dout054),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_empty_n6b2),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_fifo_cap540),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_full_n92f),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_num_data_valid831),
    .if_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_read_1874),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_write_110a),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_resetf67)
);

kernel3_fifo_w256_d2_S fifo_A_PE_3_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_3_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_din_1423),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_doute2f),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_empty_n70f),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_fifo_cap9bf),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_full_n361),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_num_data_valid32d),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_read_1d1c),
    .if_read_ce        ( 1'b1),
    .if_write          (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_write_18a4),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_reset4c7)
);

kernel3_fifo_w256_d2_S fifo_A_PE_3_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_3_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_din_11fd),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_doutae0),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_empty_nce5),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_fifo_cap26b),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_full_n9e6),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_num_data_validc71),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_read_172b),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_write_123d),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_reset62f)
);

kernel3_fifo_w256_d2_S fifo_A_PE_3_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_3_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_din_1466),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_dout24d),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_empty_n74c),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_fifo_capb3c),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_full_n81e),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_num_data_validad6),
    .if_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_read_1e2f),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_write_10f5),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_reset84f)
);

kernel3_fifo_w256_d2_S fifo_A_PE_4_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_4_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_din_1adf),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_doutf8c),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_empty_n454),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_fifo_cap925),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_full_n4e3),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_num_data_validdf4),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_read_19ad),
    .if_read_ce        ( 1'b1),
    .if_write          (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_write_14ec),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_reset353)
);

kernel3_fifo_w256_d2_S fifo_A_PE_4_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_4_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_din_1a4b),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_dout934),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_empty_n9ad),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_fifo_cap1c9),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_full_nd55),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_num_data_valid9fc),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_read_1213),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_write_1687),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_reset9cc)
);

kernel3_fifo_w256_d2_S fifo_A_PE_4_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_4_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_din_19cd),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_dout447),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_empty_n99c),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_fifo_cap3b3),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_full_n851),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_num_data_validb77),
    .if_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_read_12ce),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_write_144f),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_resetd6f)
);

kernel3_fifo_w256_d2_S fifo_A_PE_5_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_5_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_din_1df5),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_dout97e),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_empty_na8c),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_fifo_capac7),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_full_n2f9),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_num_data_valid0eb),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_read_1a15),
    .if_read_ce        ( 1'b1),
    .if_write          (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_write_1ed8),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_resetf56)
);

kernel3_fifo_w256_d2_S fifo_A_PE_5_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_5_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_din_1bd9),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_dout872),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_empty_n6d5),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_fifo_cap746),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_full_n80f),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_num_data_validf4c),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_read_12a1),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_write_1482),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_reset2f8)
);

kernel3_fifo_w256_d2_S fifo_A_PE_5_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_5_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_din_1790),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_dout7e2),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_empty_n095),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_fifo_cap015),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_full_n7da),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_num_data_validd76),
    .if_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_read_1c56),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_write_1c7c),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_reset505)
);

kernel3_fifo_w256_d2_S fifo_A_PE_6_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_6_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_din_1d6e),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_dout291),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_empty_ne20),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_fifo_cap0f1),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_full_n7cd),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_num_data_validd3a),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_read_1073),
    .if_read_ce        ( 1'b1),
    .if_write          (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_write_1f09),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_reseta39)
);

kernel3_fifo_w256_d2_S fifo_A_PE_6_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_6_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_din_1124),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_dout1d4),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_empty_n19a),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_fifo_cap94c),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_full_nb55),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_num_data_valid179),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_read_12d1),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_write_11e9),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_resete75)
);

kernel3_fifo_w256_d2_S fifo_A_PE_6_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_6_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_din_1344),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_doutc31),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_empty_n185),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_fifo_capd1c),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_full_n239),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_num_data_validb10),
    .if_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_read_1cd1),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_write_126b),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_resete33)
);

kernel3_fifo_w256_d2_S fifo_B_B_IO_L2_in_0_U /**   design_1_i/kernel3_0/inst/fifo_B_B_IO_L2_in_0_U/design_1_i/kernel3_0/inst/fifo_B_B_IO_L2_in_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (fifo_B_B_IO_L2_in_0_U_rs_pipelined_if_din),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_dout19c),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_empty_nd16),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_fifo_cap97a),
    .if_full_n         (fifo_B_B_IO_L2_in_0_U_rs_pipelined_if_full_n),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_num_data_valid10c),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_read_1da4),
    .if_read_ce        ( 1'b1),
    .if_write          (fifo_B_B_IO_L2_in_0_U_rs_pipelined_if_write),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_resetcdb)
);

__rs_hs_pipeline_tail #(
    .ADDR_WIDTH   (6),
    .DATA_WIDTH   (256),
    .DEPTH        (34),
    .GRACE_PERIOD (6),
    .MEM_STYLE    (0),
    .__REGION     ("SLOT_X1Y1_TO_SLOT_X1Y1")
) fifo_B_B_IO_L2_in_0_U_hs_if_din_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (fifo_B_B_IO_L2_in_0_U_hs_if_din_body_1_if_dout),
    .if_dout    (( { fifo_B_B_IO_L2_in_0_U_rs_pipelined_if_din } )),
    .if_empty_n (fifo_B_B_IO_L2_in_0_U_rs_pipelined_if_write),
    .if_full_n  (fifo_B_B_IO_L2_in_0_U_hs_if_din_tail_if_full_n),
    .if_read    (fifo_B_B_IO_L2_in_0_U_rs_pipelined_if_full_n),
    .if_write   (fifo_B_B_IO_L2_in_0_U_hs_if_din_body_1_if_empty_n),
    .reset      (1'b0)
);

kernel3_fifo_w256_d2_S fifo_B_B_IO_L2_in_1_U /**   design_1_i/kernel3_0/inst/fifo_B_B_IO_L2_in_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_din_1224),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_dout9a9),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_empty_nf5e),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_fifo_cap21c),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_full_nc91),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_num_data_validbc3),
    .if_read           (_t_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_L2_in_117_read_12b9),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_write_1d15),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_reset2e8)
);

kernel3_fifo_w256_d2_S fifo_B_PE_0_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_0_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_r_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_din_1201),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_dout980),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_empty_nc63),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_fifo_capb3b),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_full_nd9b),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_num_data_valid8af),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_read_1329),
    .if_read_ce        ( 1'b1),
    .if_write          (_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_write_10a7),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_reset2e8)
);

kernel3_fifo_w256_d2_S fifo_B_PE_0_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_0_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (__inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_din_1a14),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_dout9dc),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_empty_nbaa),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_fifo_capc8f),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_full_n87a),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_num_data_validfd2),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_read_1323),
    .if_read_ce        ( 1'b1),
    .if_write          (_nst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_write_188d),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_resetad9)
);

kernel3_fifo_w256_d2_S fifo_B_PE_1_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_1_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_din_14a4),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_dout10d),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_empty_n25f),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_fifo_cap9ed),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_full_nea1),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_num_data_validf5f),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_read_1832),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_write_1283),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_reset874)
);

kernel3_fifo_w256_d2_S fifo_B_PE_1_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_1_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_din_1a03),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_dout46e),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_empty_n040),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_fifo_cap09f),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_full_n490),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_num_data_valid98b),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_read_1406),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_write_1417),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_resetd0a)
);

kernel3_fifo_w256_d2_S fifo_B_PE_2_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_2_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_din_1da6),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_dout592),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_empty_n5dc),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_fifo_cap870),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_full_n564),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_num_data_valid60e),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_read_1974),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_write_1de3),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_reset45e)
);

kernel3_fifo_w256_d2_S fifo_B_PE_2_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_2_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_din_130c),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_dout83c),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_empty_n904),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_fifo_cap5da),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_full_nafe),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_num_data_validc55),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_read_17cb),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_write_1198),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_reseteae)
);

kernel3_fifo_w256_d2_S fifo_B_PE_3_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_3_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_din_152d),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_doutc0c),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_empty_ncb5),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_fifo_cap944),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_full_nca8),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_num_data_valid21b),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_read_100e),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_write_11cc),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_resetf44)
);

kernel3_fifo_w256_d2_S fifo_B_PE_3_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_3_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_din_11a7),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_dout344),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_empty_n40f),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_fifo_cap368),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_full_n6fc),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_num_data_valid583),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_read_145c),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_write_1b21),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_reset66e)
);

kernel3_fifo_w256_d2_S fifo_B_PE_4_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_4_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_din_1e58),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_dout5a3),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_empty_nf6d),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_fifo_cap06e),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_full_n860),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_num_data_valid15f),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_read_12e1),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_write_1c03),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_resetdb1)
);

kernel3_fifo_w256_d2_S fifo_B_PE_4_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_4_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_din_1f89),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_dout4ef),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_empty_nbf1),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_fifo_capcda),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_full_n9c5),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_num_data_valid8ea),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_read_1f40),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_write_10c2),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_reset9c8)
);

kernel3_fifo_w256_d2_S fifo_B_PE_5_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_5_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_din_1d63),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_douta29),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_empty_n285),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_fifo_capd0d),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_full_n072),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_num_data_valid41c),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_read_1f1e),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_write_1461),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_reseta58)
);

kernel3_fifo_w256_d2_S fifo_B_PE_5_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_5_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_din_182f),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_dout7bc),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_empty_naba),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_fifo_cap95f),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_full_ne94),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_num_data_valid0ea),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_read_1443),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_write_1b0b),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_resetd49)
);

kernel3_fifo_w256_d2_S fifo_B_PE_6_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_6_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_din_1b8e),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_dout65f),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_empty_n9d8),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_fifo_cap5dc),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_full_n5de),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_num_data_valid0e2),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_read_103c),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_write_1ef9),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_reset0e2)
);

kernel3_fifo_w256_d2_S fifo_B_PE_6_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_6_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_din_15bd),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_dout25e),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_empty_n7f1),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_fifo_cap00a),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_full_ne9b),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_num_data_valid682),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_read_1036),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_write_1fa3),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_reset231)
);

kernel3_fifo_w256_d2_S fifo_B_PE_7_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_7_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_din_1154),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_dout344),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_empty_n668),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_fifo_cap5db),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_full_n737),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_num_data_valid56e),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_read_1ba2),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_write_1498),
    .if_write_ce       ( 1'b1),
    .reset             (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_reset213)
);

__rs_hs_pipeline_head_gate #(
    .DATA_WIDTH (256),
    .__REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) fifo_B_PE_7_1_U_hs_if_din_head_gate /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (( { _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_din_10cf } )),
    .if_dout    (fifo_B_PE_7_1_U_hs_if_din_head_gate_if_dout),
    .if_empty_n (fifo_B_PE_7_1_U_hs_if_din_head_gate_if_empty_n),
    .if_full_n  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_full_nebf),
    .if_read    (fifo_B_PE_7_1_U_hs_if_din_head_if_full_n),
    .if_write   (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_write_1a22),
    .reset      (1'b0)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_din613496),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_dout77a),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_empty_n63a),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap55f),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_full_n398),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_validee0),
    .if_read           (__design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_0_0111_read_1c7c),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_writeaa1ab1),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_resetb93)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_din714553),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_dout270),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_empty_n4d3),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap9e4),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_full_n18c),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valide20),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_read1236b3),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_write7c2b78),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset873)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_2_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_din96e599),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_dout4ad),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_empty_n5c5),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_capd3a),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_full_nf15),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid6d4),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_readfc6a64),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_write70d568),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_resetdb9)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_3_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_3_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_din9f0e88),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_doutb5d),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_empty_n86c),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_capcf2),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_full_n49c),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valida3a),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_read2269af),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_write24090c),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset149)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_4_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_4_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_din7552a1),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_douta09),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_empty_nfa6),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap8f8),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_full_nc46),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid52b),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_read3f013b),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_writea3fa39),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset244)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_5_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_5_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_din299693),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_doute8c),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_empty_n7a3),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap403),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_full_n4e1),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid1cd),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_readadf112),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_write9c8962),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_resetaf9)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_6_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_6_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_din0d5422),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_dout042),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_empty_n8f8),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cape08),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_full_n3b1),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valide51),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_read3abc32),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_writed06b2f),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset2ee)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_7_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_7_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_7_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (fifo_C_drain_C_drain_IO_L1_out_0_7_U_rs_pipelined_if_din),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_doutc68),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_empty_n68b),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_capf4a),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_7_U_rs_pipelined_if_full_n),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid66d),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_readbce7e4),
    .if_read_ce        ( 1'b1),
    .if_write          (fifo_C_drain_C_drain_IO_L1_out_0_7_U_rs_pipelined_if_write),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset0fe)
);

__rs_hs_pipeline_tail #(
    .ADDR_WIDTH   (5),
    .DATA_WIDTH   (64),
    .DEPTH        (30),
    .GRACE_PERIOD (2),
    .MEM_STYLE    (0),
    .__REGION     ("SLOT_X1Y1_TO_SLOT_X1Y1")
) fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_if_dout),
    .if_dout    (( { fifo_C_drain_C_drain_IO_L1_out_0_7_U_rs_pipelined_if_din } )),
    .if_empty_n (fifo_C_drain_C_drain_IO_L1_out_0_7_U_rs_pipelined_if_write),
    .if_full_n  (fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_tail_if_full_n),
    .if_read    (fifo_C_drain_C_drain_IO_L1_out_0_7_U_rs_pipelined_if_full_n),
    .if_write   (fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_dinec4d3e),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_dout164),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_empty_naed),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap382),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_full_n7c6),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_validc59),
    .if_read           (_rnel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_readc9290f),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_write6502ef),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_resetaea)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_dinec3b2a),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_doutd68),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_empty_ndfa),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_capaf3),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_full_n141),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid02e),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_read01a24d),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_write2d6fea),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset576)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_2_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_din31e245),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_dout57f),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_empty_n99a),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap184),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_full_n8a2),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid9c7),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_read0db9f3),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_write0e7fa7),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset4d9)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_3_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_3_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_dina1e8af),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_dout3cd),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_empty_nb38),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_capb87),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_full_n5f0),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_validd9b),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_readb9a514),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_write6859d1),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset4dc)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_4_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_4_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_dince9a6f),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_dout24e),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_empty_n7c3),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap010),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_full_nfd0),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_validd6b),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_reade78508),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_write0f50a7),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_resetc53)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_5_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_5_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_dindf8efa),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_doutb4b),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_empty_n5bc),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap232),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_full_n5fb),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valida17),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_readbe731e),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_writeaaece5),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_resetb19)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_6_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_6_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_dina65f61),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_dout3ed),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_empty_n37a),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap35c),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_full_nad4),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid69b),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_read2c4bee),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_write7ed3d7),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset697)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_7_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_7_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_7_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (fifo_C_drain_C_drain_IO_L1_out_1_7_U_rs_pipelined_if_din),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_doutaf2),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_empty_nd2a),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap174),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_7_U_rs_pipelined_if_full_n),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid51f),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_read4c4774),
    .if_read_ce        ( 1'b1),
    .if_write          (fifo_C_drain_C_drain_IO_L1_out_1_7_U_rs_pipelined_if_write),
    .if_write_ce       ( 1'b1),
    .reset             (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset3af)
);

__rs_hs_pipeline_tail #(
    .ADDR_WIDTH   (5),
    .DATA_WIDTH   (64),
    .DEPTH        (30),
    .GRACE_PERIOD (2),
    .MEM_STYLE    (0),
    .__REGION     ("SLOT_X1Y1_TO_SLOT_X1Y1")
) fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_if_dout),
    .if_dout    (( { fifo_C_drain_C_drain_IO_L1_out_1_7_U_rs_pipelined_if_din } )),
    .if_empty_n (fifo_C_drain_C_drain_IO_L1_out_1_7_U_rs_pipelined_if_write),
    .if_full_n  (fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_tail_if_full_n),
    .if_read    (fifo_C_drain_C_drain_IO_L1_out_1_7_U_rs_pipelined_if_full_n),
    .if_write   (fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L2_out_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L2_out_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_din_1b0a),
    .if_dout           (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_doutc15),
    .if_empty_n        (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_empty_nb4b),
    .if_fifo_cap       (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap80d),
    .if_full_n         (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_full_n0c1),
    .if_num_data_valid (_sign_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_validbe5),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_0137_read_10fe),
    .if_read_ce        ( 1'b1),
    .if_write          (_t_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_0137_write_1630),
    .if_write_ce       ( 1'b1),
    .reset             (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_reset27c)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L2_out_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L2_out_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_l3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_drain_C_IO_L2_out_1138_din4ea580),
    .if_dout           (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_dout390),
    .if_empty_n        (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_empty_nf48),
    .if_fifo_cap       (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap1b6),
    .if_full_n         (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_full_ncac),
    .if_num_data_valid (_sign_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid3c9),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_1138_read_1a13),
    .if_read_ce        ( 1'b1),
    .if_write          (_ernel3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_write04ae91),
    .if_write_ce       ( 1'b1),
    .reset             (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_reset13c)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_0_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_0_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_din_1354),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_dout3f3),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_empty_n739),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_fifo_cap1d2),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_full_ne5c),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_num_data_valid1da),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_PE_0_085_read_101a),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_write_1f66),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_resetfa4)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_0_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_0_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_din_1891),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_dout6cb),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_empty_n065),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_fifo_capa51),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_full_nf97),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_num_data_valid480),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_PE_0_198_read_19eb),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_write_1ed1),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_reset9d9)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_1_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_1_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_din_15a2),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_dout152),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_empty_nd62),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_fifo_cap393),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_full_n189),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_num_data_validc6b),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_PE_1_086_read_1684),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_write_19c0),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_reset8a3)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_1_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_1_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_din_1f0a),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_dout0db),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_empty_nf5f),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_fifo_cap384),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_full_n27a),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_num_data_validc77),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_PE_1_199_read_1776),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_write_1f32),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_resetac3)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_2_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_2_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_din_18a6),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_doute03),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_empty_nf9e),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_fifo_capdb4),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_full_n1bf),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_num_data_valid56d),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_PE_2_087_read_12bb),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_write_13e8),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_reset01c)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_2_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_2_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_din_1e87),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_doutb8c),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_empty_n1f4),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_fifo_capb4e),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_full_nb05),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_num_data_valid1fa),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_PE_2_1100_read_1f27),
    .if_read_ce        ( 1'b1),
    .if_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_write_1706),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_reset051)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_3_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_3_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_din_1f3b),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_doutc37),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_empty_n8d7),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_fifo_cap0ff),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_full_ndd5),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_num_data_valid247),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_PE_3_088_read_181e),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_write_18b9),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_reset1c2)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_3_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_3_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_din_1dd4),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_doutcab),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_empty_n9e1),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_fifo_capff1),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_full_n956),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_num_data_valid171),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_PE_3_1101_read_1946),
    .if_read_ce        ( 1'b1),
    .if_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_write_16f6),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_resetbb8)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_4_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_4_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_din_1dac),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_doutae1),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_empty_n6d5),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_fifo_cap593),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_full_n0cc),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_num_data_valid593),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_PE_4_089_read_13de),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_write_10d2),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_reset7cf)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_4_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_4_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_din_1d3a),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_dout9cc),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_empty_n8c9),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_fifo_capc7e),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_full_n095),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_num_data_valide5f),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_PE_4_1102_read_1d55),
    .if_read_ce        ( 1'b1),
    .if_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_write_1c28),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_resetad1)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_5_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_5_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_din_12dd),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_douta20),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_empty_nddd),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_fifo_capcfc),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_full_nbdc),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_num_data_valid344),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_PE_5_090_read_1533),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_write_17de),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_reset235)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_5_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_5_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_din_1898),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_doutc9b),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_empty_n21f),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_fifo_capf69),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_full_n17c),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_num_data_validae6),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_PE_5_1103_read_1ac3),
    .if_read_ce        ( 1'b1),
    .if_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_write_190c),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_reset9e3)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_6_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_6_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_din_1c2d),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_doute59),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_empty_n673),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_fifo_capfaf),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_full_n214),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_num_data_valid25a),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_PE_6_091_read_1680),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_write_1217),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_reseta30)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_6_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_6_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_din_140a),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_dout63b),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_empty_ndc2),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_fifo_cap15b),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_full_nbdb),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_num_data_validbe8),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_PE_6_1104_read_13a2),
    .if_read_ce        ( 1'b1),
    .if_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_write_1210),
    .if_write_ce       ( 1'b1),
    .reset             (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_reset3c5)
);

design_1_gnd_driver_0_0 gnd_driver_0 /**   design_1_i/gnd_driver_0/design_1_i/gnd_driver_0   **/ (
    .clk   (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_xdma_0_axi_aclk_1),
    .dout  (__rs_passthrough_HBM_CATTRIP),
    .rst_n (gnd_driver_0_rs_pipelined_rst_n)
);

__rs_kernel3_aux_split_aux_70 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_1 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid (_3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid9f6ea4),
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap (_3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_capd9fbaa),
    .C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid    (_nel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid0eb8a4),
    .C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap    (_nel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap54a5fd),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap55f),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_validee0)
);

__rs_kernel3_aux_split_aux_127 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_100 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_capfa0),
    .PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid173),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_capbf8),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid5bc),
    .fifo_A_PE_5_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_fifo_cap746),
    .fifo_A_PE_5_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_if_num_data_validf4c)
);

__rs_kernel3_aux_split_aux_128 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_101 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap288),
    .PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid828),
    .PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap285),
    .PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_validb78),
    .fifo_B_PE_6_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_fifo_cap5dc),
    .fifo_B_PE_6_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_if_num_data_valid0e2)
);

__rs_kernel3_aux_split_aux_129 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_102 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap4a7),
    .PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid23a),
    .PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap6d5),
    .PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid1c8),
    .fifo_B_PE_6_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_fifo_cap00a),
    .fifo_B_PE_6_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_if_num_data_valid682)
);

__rs_kernel3_aux_split_aux_12 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_103 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_capb3e),
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_validf54),
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap2b7),
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid0e2),
    .fifo_A_A_IO_L2_in_4_U_if_fifo_cap                   (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_fifo_cap5c2),
    .fifo_A_A_IO_L2_in_4_U_if_num_data_valid             (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_if_num_data_valid9a2)
);

__rs_kernel3_aux_split_aux_130 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_104 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap9a7),
    .PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid143),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap352),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid671),
    .fifo_A_PE_6_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_fifo_cap94c),
    .fifo_A_PE_6_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_if_num_data_valid179)
);

__rs_kernel3_aux_split_aux_131 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_105 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap606),
    .PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid926),
    .PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap7fb),
    .PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid6f5),
    .fifo_B_PE_7_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_fifo_cap5db),
    .fifo_B_PE_7_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_if_num_data_valid56e)
);

__rs_kernel3_aux_split_aux_68 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_106 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid (_3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid444ce7),
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap (_3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap83f10c),
    .C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid (_3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_validd867bd),
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap (_3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_capbe4f24),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap9e4),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valide20)
);

__rs_kernel3_aux_split_aux_103 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_111 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap39d),
    .PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid8e1),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cape22),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valida3a),
    .fifo_A_PE_0_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_fifo_cap987),
    .fifo_A_PE_0_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_if_num_data_validc65)
);

__rs_kernel3_aux_split_aux_13 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_116 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_cap         (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_capa8d),
    .A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid   (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid470),
    .PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cape4c),
    .PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid4f6),
    .fifo_A_PE_3_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_fifo_cap9bf),
    .fifo_A_PE_3_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_if_num_data_valid32d)
);

__rs_kernel3_aux_split_aux_69 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_117 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap8a5),
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_validf8c85e),
    .PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_capf9b),
    .PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_validc98),
    .fifo_C_drain_PE_1_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_fifo_cap393),
    .fifo_C_drain_PE_1_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_if_num_data_validc6b)
);

__rs_kernel3_aux_split_aux_14 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_118 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap267),
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valide74),
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap6e8),
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_validea1),
    .fifo_A_A_IO_L2_in_5_U_if_fifo_cap                   (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_fifo_capd8f),
    .fifo_A_A_IO_L2_in_5_U_if_num_data_valid             (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_if_num_data_valid3a8)
);

__rs_kernel3_aux_split_aux_15 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_119 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_cap         (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_capbc6),
    .A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid   (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid4d3),
    .PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_capb17),
    .PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_validd03),
    .fifo_A_PE_4_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_fifo_cap925),
    .fifo_A_PE_4_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_if_num_data_validdf4)
);

__rs_kernel3_aux_split_aux_71 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_12 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap508),
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_validcd7de5),
    .PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap937),
    .PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid1ef),
    .fifo_C_drain_PE_0_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_fifo_cap1d2),
    .fifo_C_drain_PE_0_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_if_num_data_valid1da)
);

__rs_kernel3_aux_split_aux_16 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_120 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_capc48),
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid2e8),
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap799),
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid007),
    .fifo_A_A_IO_L2_in_6_U_if_fifo_cap                   (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_fifo_cap010),
    .fifo_A_A_IO_L2_in_6_U_if_num_data_valid             (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_if_num_data_valid778)
);

__rs_kernel3_aux_split_aux_17 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_121 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap         (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap143),
    .A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid   (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid15c),
    .PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap46d),
    .PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valida9c),
    .fifo_A_PE_5_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_fifo_capac7),
    .fifo_A_PE_5_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_if_num_data_valid0eb)
);

__rs_kernel3_aux_split_aux_104 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_123 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_capfd6),
    .PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid7c2),
    .PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap111),
    .PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid582),
    .fifo_B_PE_1_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_fifo_cap9ed),
    .fifo_B_PE_1_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_if_num_data_validf5f)
);

__rs_kernel3_aux_split_aux_19 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_124 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_cap         (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_capc90),
    .A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid   (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid03f),
    .PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap4f7),
    .PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_validee0),
    .fifo_A_PE_6_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_fifo_cap0f1),
    .fifo_A_PE_6_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_if_num_data_validd3a)
);

__rs_kernel3_aux_split_aux_1 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_125 /**   design_1_i/kernel3_0/inst/design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_ap_clk                     (inst_87_A_IO_L2_in_10_U0_ap_clk),
    .A_IO_L2_in_10_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_ready_18e7),
    .A_IO_L2_in_10_U0_ap_rst                     (inst_87_A_IO_L2_in_10_U0_ap_rst),
    .A_IO_L2_in_10_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_start_1f6e),
    .A_IO_L2_in_11_U0_ap_clk                     (inst_87_A_IO_L2_in_11_U0_ap_clk),
    .A_IO_L2_in_11_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_ready_1a52),
    .A_IO_L2_in_11_U0_ap_rst                     (inst_87_A_IO_L2_in_11_U0_ap_rst),
    .A_IO_L2_in_11_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_start_1e94),
    .A_IO_L2_in_1_U0_ap_clk                      (inst_87_A_IO_L2_in_1_U0_ap_clk),
    .A_IO_L2_in_1_U0_ap_ready_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_ready_1213),
    .A_IO_L2_in_1_U0_ap_rst                      (inst_87_A_IO_L2_in_1_U0_ap_rst),
    .A_IO_L2_in_1_U0_ap_start_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_start_17bf),
    .A_IO_L2_in_2_U0_ap_clk                      (inst_87_A_IO_L2_in_2_U0_ap_clk),
    .A_IO_L2_in_2_U0_ap_ready_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_ready_1206),
    .A_IO_L2_in_2_U0_ap_rst                      (inst_87_A_IO_L2_in_2_U0_ap_rst),
    .A_IO_L2_in_2_U0_ap_start_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_start_1ffd),
    .A_IO_L2_in_3_U0_ap_clk                      (inst_87_A_IO_L2_in_3_U0_ap_clk),
    .A_IO_L2_in_3_U0_ap_ready_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_ready_1d3e),
    .A_IO_L2_in_3_U0_ap_rst                      (inst_87_A_IO_L2_in_3_U0_ap_rst),
    .A_IO_L2_in_3_U0_ap_start_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_start_1b95),
    .A_IO_L2_in_4_U0_ap_clk                      (inst_87_A_IO_L2_in_4_U0_ap_clk),
    .A_IO_L2_in_4_U0_ap_ready_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_ready_1bff),
    .A_IO_L2_in_4_U0_ap_rst                      (inst_87_A_IO_L2_in_4_U0_ap_rst),
    .A_IO_L2_in_4_U0_ap_start_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_start_1515),
    .A_IO_L2_in_5_U0_ap_clk                      (inst_87_A_IO_L2_in_5_U0_ap_clk),
    .A_IO_L2_in_5_U0_ap_ready_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_ready_1c50),
    .A_IO_L2_in_5_U0_ap_rst                      (inst_87_A_IO_L2_in_5_U0_ap_rst),
    .A_IO_L2_in_5_U0_ap_start_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_start_150f),
    .A_IO_L2_in_6_U0_ap_clk                      (inst_87_A_IO_L2_in_6_U0_ap_clk),
    .A_IO_L2_in_6_U0_ap_ready_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_ready_1a46),
    .A_IO_L2_in_6_U0_ap_rst                      (inst_87_A_IO_L2_in_6_U0_ap_rst),
    .A_IO_L2_in_6_U0_ap_start_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_start_115d),
    .A_IO_L2_in_7_U0_ap_clk                      (inst_87_A_IO_L2_in_7_U0_ap_clk),
    .A_IO_L2_in_7_U0_ap_ready_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_ready_1a3e),
    .A_IO_L2_in_7_U0_ap_rst                      (inst_87_A_IO_L2_in_7_U0_ap_rst),
    .A_IO_L2_in_7_U0_ap_start_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_start_1359),
    .A_IO_L2_in_8_U0_ap_clk                      (inst_87_A_IO_L2_in_8_U0_ap_clk),
    .A_IO_L2_in_8_U0_ap_ready_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_ready_1899),
    .A_IO_L2_in_8_U0_ap_rst                      (inst_87_A_IO_L2_in_8_U0_ap_rst),
    .A_IO_L2_in_8_U0_ap_start_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_start_1180),
    .A_IO_L2_in_9_U0_ap_clk                      (inst_87_A_IO_L2_in_9_U0_ap_clk),
    .A_IO_L2_in_9_U0_ap_ready_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_ready_16d3),
    .A_IO_L2_in_9_U0_ap_rst                      (inst_87_A_IO_L2_in_9_U0_ap_rst),
    .A_IO_L2_in_9_U0_ap_start_1                  (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_start_135a),
    .A_IO_L2_in_U0_ap_clk                        (inst_87_A_IO_L2_in_U0_ap_clk),
    .A_IO_L2_in_U0_ap_ready_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_ready_1847),
    .A_IO_L2_in_U0_ap_rst                        (inst_87_A_IO_L2_in_U0_ap_rst),
    .A_IO_L2_in_U0_ap_start_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_start_123c),
    .A_IO_L2_in_boundary_U0_ap_clk               (inst_87_A_IO_L2_in_boundary_U0_ap_clk),
    .A_IO_L2_in_boundary_U0_ap_ready_1           (_per_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_ready_1d8b),
    .A_IO_L2_in_boundary_U0_ap_rst               (inst_87_A_IO_L2_in_boundary_U0_ap_rst),
    .A_IO_L2_in_boundary_U0_ap_start_1           (_per_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_start_156f),
    .A_IO_L3_in_U0_ap_clk                        (inst_87_A_IO_L3_in_U0_ap_clk),
    .A_IO_L3_in_U0_ap_ready_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_ready_19d0),
    .A_IO_L3_in_U0_ap_rst                        (inst_87_A_IO_L3_in_U0_ap_rst),
    .A_IO_L3_in_U0_ap_start_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_start_1cf6),
    .A_PE_dummy_12_U0_ap_clk                     (inst_87_A_PE_dummy_12_U0_ap_clk),
    .A_PE_dummy_12_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_ready_1876),
    .A_PE_dummy_12_U0_ap_rst                     (inst_87_A_PE_dummy_12_U0_ap_rst),
    .A_PE_dummy_12_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_start_1ff1),
    .A_PE_dummy_13_U0_ap_clk                     (inst_87_A_PE_dummy_13_U0_ap_clk),
    .A_PE_dummy_13_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_ready_13bf),
    .A_PE_dummy_13_U0_ap_rst                     (inst_87_A_PE_dummy_13_U0_ap_rst),
    .A_PE_dummy_13_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_start_1941),
    .A_PE_dummy_14_U0_ap_clk                     (inst_87_A_PE_dummy_14_U0_ap_clk),
    .A_PE_dummy_14_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_ready_1c03),
    .A_PE_dummy_14_U0_ap_rst                     (inst_87_A_PE_dummy_14_U0_ap_rst),
    .A_PE_dummy_14_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_start_1fb8),
    .A_PE_dummy_15_U0_ap_clk                     (inst_87_A_PE_dummy_15_U0_ap_clk),
    .A_PE_dummy_15_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_ready_1a06),
    .A_PE_dummy_15_U0_ap_rst                     (inst_87_A_PE_dummy_15_U0_ap_rst),
    .A_PE_dummy_15_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_start_1132),
    .A_PE_dummy_16_U0_ap_clk                     (inst_87_A_PE_dummy_16_U0_ap_clk),
    .A_PE_dummy_16_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_ready_1650),
    .A_PE_dummy_16_U0_ap_rst                     (inst_87_A_PE_dummy_16_U0_ap_rst),
    .A_PE_dummy_16_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_start_10cc),
    .A_PE_dummy_17_U0_ap_clk                     (inst_87_A_PE_dummy_17_U0_ap_clk),
    .A_PE_dummy_17_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_ready_1c38),
    .A_PE_dummy_17_U0_ap_rst                     (inst_87_A_PE_dummy_17_U0_ap_rst),
    .A_PE_dummy_17_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_start_167a),
    .A_PE_dummy_18_U0_ap_clk                     (inst_87_A_PE_dummy_18_U0_ap_clk),
    .A_PE_dummy_18_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_ready_1989),
    .A_PE_dummy_18_U0_ap_rst                     (inst_87_A_PE_dummy_18_U0_ap_rst),
    .A_PE_dummy_18_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_start_19b6),
    .A_PE_dummy_19_U0_ap_clk                     (inst_87_A_PE_dummy_19_U0_ap_clk),
    .A_PE_dummy_19_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_ready_1fea),
    .A_PE_dummy_19_U0_ap_rst                     (inst_87_A_PE_dummy_19_U0_ap_rst),
    .A_PE_dummy_19_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_start_1c6e),
    .A_PE_dummy_20_U0_ap_clk                     (inst_87_A_PE_dummy_20_U0_ap_clk),
    .A_PE_dummy_20_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_ready_122a),
    .A_PE_dummy_20_U0_ap_rst                     (inst_87_A_PE_dummy_20_U0_ap_rst),
    .A_PE_dummy_20_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_start_1d1c),
    .A_PE_dummy_21_U0_ap_clk                     (inst_87_A_PE_dummy_21_U0_ap_clk),
    .A_PE_dummy_21_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_ready_159f),
    .A_PE_dummy_21_U0_ap_rst                     (inst_87_A_PE_dummy_21_U0_ap_rst),
    .A_PE_dummy_21_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_start_1cc8),
    .A_PE_dummy_22_U0_ap_clk                     (inst_87_A_PE_dummy_22_U0_ap_clk),
    .A_PE_dummy_22_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_ready_1973),
    .A_PE_dummy_22_U0_ap_rst                     (inst_87_A_PE_dummy_22_U0_ap_rst),
    .A_PE_dummy_22_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_start_1754),
    .A_PE_dummy_23_U0_ap_clk                     (inst_87_A_PE_dummy_23_U0_ap_clk),
    .A_PE_dummy_23_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_ready_13ba),
    .A_PE_dummy_23_U0_ap_rst                     (inst_87_A_PE_dummy_23_U0_ap_rst),
    .A_PE_dummy_23_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_start_1114),
    .A_PE_dummy_U0_ap_clk                        (inst_87_A_PE_dummy_U0_ap_clk),
    .A_PE_dummy_U0_ap_ready_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_ready_171d),
    .A_PE_dummy_U0_ap_rst                        (inst_87_A_PE_dummy_U0_ap_rst),
    .A_PE_dummy_U0_ap_start_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_start_1142),
    .B_IO_L2_in_U0_ap_clk                        (inst_87_B_IO_L2_in_U0_ap_clk),
    .B_IO_L2_in_U0_ap_ready_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_ready_1a05),
    .B_IO_L2_in_U0_ap_rst                        (inst_87_B_IO_L2_in_U0_ap_rst),
    .B_IO_L2_in_U0_ap_start_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_start_1331),
    .B_IO_L2_in_boundary_U0_ap_clk               (inst_87_B_IO_L2_in_boundary_U0_ap_clk),
    .B_IO_L2_in_boundary_U0_ap_ready_1           (_per_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_ready_14a9),
    .B_IO_L2_in_boundary_U0_ap_rst               (inst_87_B_IO_L2_in_boundary_U0_ap_rst),
    .B_IO_L2_in_boundary_U0_ap_start_1           (_per_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_start_1cea),
    .B_IO_L3_in_U0_ap_clk                        (inst_87_B_IO_L3_in_U0_ap_clk),
    .B_IO_L3_in_U0_ap_ready_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_ready_1ff5),
    .B_IO_L3_in_U0_ap_rst                        (inst_87_B_IO_L3_in_U0_ap_rst),
    .B_IO_L3_in_U0_ap_start_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_start_1c6d),
    .B_PE_dummy_24_U0_ap_clk                     (inst_87_B_PE_dummy_24_U0_ap_clk),
    .B_PE_dummy_24_U0_ap_ready_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_ready_1401),
    .B_PE_dummy_24_U0_ap_rst                     (inst_87_B_PE_dummy_24_U0_ap_rst),
    .B_PE_dummy_24_U0_ap_start_1                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_start_1bde),
    .B_PE_dummy_U0_ap_clk                        (inst_87_B_PE_dummy_U0_ap_clk),
    .B_PE_dummy_U0_ap_ready_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_ready_16e2),
    .B_PE_dummy_U0_ap_rst                        (inst_87_B_PE_dummy_U0_ap_rst),
    .B_PE_dummy_U0_ap_start_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_start_11cf),
    .C_c_U_clk                                   (inst_87_C_c_U_clk),
    .C_c_U_reset                                 (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_c_U_resetbba),
    .C_drain_IO_L1_out_25_U0_ap_clk              (inst_87_C_drain_IO_L1_out_25_U0_ap_clk),
    .C_drain_IO_L1_out_25_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_ready_1044),
    .C_drain_IO_L1_out_25_U0_ap_rst              (inst_87_C_drain_IO_L1_out_25_U0_ap_rst),
    .C_drain_IO_L1_out_25_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_start_1004),
    .C_drain_IO_L1_out_26_U0_ap_clk              (inst_87_C_drain_IO_L1_out_26_U0_ap_clk),
    .C_drain_IO_L1_out_26_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_ready_11a0),
    .C_drain_IO_L1_out_26_U0_ap_rst              (inst_87_C_drain_IO_L1_out_26_U0_ap_rst),
    .C_drain_IO_L1_out_26_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_start_137b),
    .C_drain_IO_L1_out_27_U0_ap_clk              (inst_87_C_drain_IO_L1_out_27_U0_ap_clk),
    .C_drain_IO_L1_out_27_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_ready_180d),
    .C_drain_IO_L1_out_27_U0_ap_rst              (inst_87_C_drain_IO_L1_out_27_U0_ap_rst),
    .C_drain_IO_L1_out_27_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_start_18e4),
    .C_drain_IO_L1_out_28_U0_ap_clk              (inst_87_C_drain_IO_L1_out_28_U0_ap_clk),
    .C_drain_IO_L1_out_28_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_ready_1826),
    .C_drain_IO_L1_out_28_U0_ap_rst              (inst_87_C_drain_IO_L1_out_28_U0_ap_rst),
    .C_drain_IO_L1_out_28_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_start_1b92),
    .C_drain_IO_L1_out_29_U0_ap_clk              (inst_87_C_drain_IO_L1_out_29_U0_ap_clk),
    .C_drain_IO_L1_out_29_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_ready_1105),
    .C_drain_IO_L1_out_29_U0_ap_rst              (inst_87_C_drain_IO_L1_out_29_U0_ap_rst),
    .C_drain_IO_L1_out_29_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_start_13b0),
    .C_drain_IO_L1_out_30_U0_ap_clk              (inst_87_C_drain_IO_L1_out_30_U0_ap_clk),
    .C_drain_IO_L1_out_30_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_ready_11f9),
    .C_drain_IO_L1_out_30_U0_ap_rst              (inst_87_C_drain_IO_L1_out_30_U0_ap_rst),
    .C_drain_IO_L1_out_30_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_start_19a1),
    .C_drain_IO_L1_out_31_U0_ap_clk              (inst_87_C_drain_IO_L1_out_31_U0_ap_clk),
    .C_drain_IO_L1_out_31_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_ready_15ad),
    .C_drain_IO_L1_out_31_U0_ap_rst              (inst_87_C_drain_IO_L1_out_31_U0_ap_rst),
    .C_drain_IO_L1_out_31_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_start_1476),
    .C_drain_IO_L1_out_32_U0_ap_clk              (inst_87_C_drain_IO_L1_out_32_U0_ap_clk),
    .C_drain_IO_L1_out_32_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_ready_15d6),
    .C_drain_IO_L1_out_32_U0_ap_rst              (inst_87_C_drain_IO_L1_out_32_U0_ap_rst),
    .C_drain_IO_L1_out_32_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_start_1139),
    .C_drain_IO_L1_out_33_U0_ap_clk              (inst_87_C_drain_IO_L1_out_33_U0_ap_clk),
    .C_drain_IO_L1_out_33_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_ready_1ca6),
    .C_drain_IO_L1_out_33_U0_ap_rst              (inst_87_C_drain_IO_L1_out_33_U0_ap_rst),
    .C_drain_IO_L1_out_33_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_start_1ab5),
    .C_drain_IO_L1_out_34_U0_ap_clk              (inst_87_C_drain_IO_L1_out_34_U0_ap_clk),
    .C_drain_IO_L1_out_34_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_ready_1fba),
    .C_drain_IO_L1_out_34_U0_ap_rst              (inst_87_C_drain_IO_L1_out_34_U0_ap_rst),
    .C_drain_IO_L1_out_34_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_start_1c5f),
    .C_drain_IO_L1_out_35_U0_ap_clk              (inst_87_C_drain_IO_L1_out_35_U0_ap_clk),
    .C_drain_IO_L1_out_35_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_ready_1305),
    .C_drain_IO_L1_out_35_U0_ap_rst              (inst_87_C_drain_IO_L1_out_35_U0_ap_rst),
    .C_drain_IO_L1_out_35_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_start_11b1),
    .C_drain_IO_L1_out_37_U0_ap_clk              (inst_87_C_drain_IO_L1_out_37_U0_ap_clk),
    .C_drain_IO_L1_out_37_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_ready_194f),
    .C_drain_IO_L1_out_37_U0_ap_rst              (inst_87_C_drain_IO_L1_out_37_U0_ap_rst),
    .C_drain_IO_L1_out_37_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_start_1587),
    .C_drain_IO_L1_out_38_U0_ap_clk              (inst_87_C_drain_IO_L1_out_38_U0_ap_clk),
    .C_drain_IO_L1_out_38_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_ready_1c32),
    .C_drain_IO_L1_out_38_U0_ap_rst              (inst_87_C_drain_IO_L1_out_38_U0_ap_rst),
    .C_drain_IO_L1_out_38_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_start_1e71),
    .C_drain_IO_L1_out_39_U0_ap_clk              (inst_87_C_drain_IO_L1_out_39_U0_ap_clk),
    .C_drain_IO_L1_out_39_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_ready_167f),
    .C_drain_IO_L1_out_39_U0_ap_rst              (inst_87_C_drain_IO_L1_out_39_U0_ap_rst),
    .C_drain_IO_L1_out_39_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_start_1375),
    .C_drain_IO_L1_out_40_U0_ap_clk              (inst_87_C_drain_IO_L1_out_40_U0_ap_clk),
    .C_drain_IO_L1_out_40_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_ready_1cc0),
    .C_drain_IO_L1_out_40_U0_ap_rst              (inst_87_C_drain_IO_L1_out_40_U0_ap_rst),
    .C_drain_IO_L1_out_40_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_start_1ef4),
    .C_drain_IO_L1_out_41_U0_ap_clk              (inst_87_C_drain_IO_L1_out_41_U0_ap_clk),
    .C_drain_IO_L1_out_41_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_ready_174d),
    .C_drain_IO_L1_out_41_U0_ap_rst              (inst_87_C_drain_IO_L1_out_41_U0_ap_rst),
    .C_drain_IO_L1_out_41_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_start_1af8),
    .C_drain_IO_L1_out_42_U0_ap_clk              (inst_87_C_drain_IO_L1_out_42_U0_ap_clk),
    .C_drain_IO_L1_out_42_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_ready_15db),
    .C_drain_IO_L1_out_42_U0_ap_rst              (inst_87_C_drain_IO_L1_out_42_U0_ap_rst),
    .C_drain_IO_L1_out_42_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_start_129b),
    .C_drain_IO_L1_out_43_U0_ap_clk              (inst_87_C_drain_IO_L1_out_43_U0_ap_clk),
    .C_drain_IO_L1_out_43_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_ready_1a98),
    .C_drain_IO_L1_out_43_U0_ap_rst              (inst_87_C_drain_IO_L1_out_43_U0_ap_rst),
    .C_drain_IO_L1_out_43_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_start_10ca),
    .C_drain_IO_L1_out_44_U0_ap_clk              (inst_87_C_drain_IO_L1_out_44_U0_ap_clk),
    .C_drain_IO_L1_out_44_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_ready_1f22),
    .C_drain_IO_L1_out_44_U0_ap_rst              (inst_87_C_drain_IO_L1_out_44_U0_ap_rst),
    .C_drain_IO_L1_out_44_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_start_1072),
    .C_drain_IO_L1_out_45_U0_ap_clk              (inst_87_C_drain_IO_L1_out_45_U0_ap_clk),
    .C_drain_IO_L1_out_45_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_ready_1e67),
    .C_drain_IO_L1_out_45_U0_ap_rst              (inst_87_C_drain_IO_L1_out_45_U0_ap_rst),
    .C_drain_IO_L1_out_45_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_start_1214),
    .C_drain_IO_L1_out_46_U0_ap_clk              (inst_87_C_drain_IO_L1_out_46_U0_ap_clk),
    .C_drain_IO_L1_out_46_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_ready_1f7c),
    .C_drain_IO_L1_out_46_U0_ap_rst              (inst_87_C_drain_IO_L1_out_46_U0_ap_rst),
    .C_drain_IO_L1_out_46_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_start_1c82),
    .C_drain_IO_L1_out_47_U0_ap_clk              (inst_87_C_drain_IO_L1_out_47_U0_ap_clk),
    .C_drain_IO_L1_out_47_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_ready_1f90),
    .C_drain_IO_L1_out_47_U0_ap_rst              (inst_87_C_drain_IO_L1_out_47_U0_ap_rst),
    .C_drain_IO_L1_out_47_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_start_1943),
    .C_drain_IO_L1_out_48_U0_ap_clk              (inst_87_C_drain_IO_L1_out_48_U0_ap_clk),
    .C_drain_IO_L1_out_48_U0_ap_ready_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_ready_1f94),
    .C_drain_IO_L1_out_48_U0_ap_rst              (inst_87_C_drain_IO_L1_out_48_U0_ap_rst),
    .C_drain_IO_L1_out_48_U0_ap_start_1          (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_start_1be4),
    .C_drain_IO_L1_out_U0_ap_clk                 (inst_87_C_drain_IO_L1_out_U0_ap_clk),
    .C_drain_IO_L1_out_U0_ap_ready_1             (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_ready_1441),
    .C_drain_IO_L1_out_U0_ap_rst                 (inst_87_C_drain_IO_L1_out_U0_ap_rst),
    .C_drain_IO_L1_out_U0_ap_start_1             (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_start_1576),
    .C_drain_IO_L1_out_boundary_36_U0_ap_clk     (inst_87_C_drain_IO_L1_out_boundary_36_U0_ap_clk),
    .C_drain_IO_L1_out_boundary_36_U0_ap_ready_1 (_r_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_ready_1010),
    .C_drain_IO_L1_out_boundary_36_U0_ap_rst     (inst_87_C_drain_IO_L1_out_boundary_36_U0_ap_rst),
    .C_drain_IO_L1_out_boundary_36_U0_ap_start_1 (_r_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_start_153e),
    .C_drain_IO_L1_out_boundary_U0_ap_clk        (inst_87_C_drain_IO_L1_out_boundary_U0_ap_clk),
    .C_drain_IO_L1_out_boundary_U0_ap_ready_1    (_pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_ready_1098),
    .C_drain_IO_L1_out_boundary_U0_ap_rst        (inst_87_C_drain_IO_L1_out_boundary_U0_ap_rst),
    .C_drain_IO_L1_out_boundary_U0_ap_start_1    (_pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_start_148b),
    .C_drain_IO_L2_out_U0_ap_clk                 (inst_87_C_drain_IO_L2_out_U0_ap_clk),
    .C_drain_IO_L2_out_U0_ap_ready_1             (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_ready_102d),
    .C_drain_IO_L2_out_U0_ap_rst                 (inst_87_C_drain_IO_L2_out_U0_ap_rst),
    .C_drain_IO_L2_out_U0_ap_start_1             (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_start_1944),
    .C_drain_IO_L2_out_boundary_U0_ap_clk        (inst_87_C_drain_IO_L2_out_boundary_U0_ap_clk),
    .C_drain_IO_L2_out_boundary_U0_ap_ready_1    (_pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_ready_1331),
    .C_drain_IO_L2_out_boundary_U0_ap_rst        (inst_87_C_drain_IO_L2_out_boundary_U0_ap_rst),
    .C_drain_IO_L2_out_boundary_U0_ap_start_1    (_pper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_start_17ef),
    .C_drain_IO_L3_out_U0_ap_clk                 (inst_87_C_drain_IO_L3_out_U0_ap_clk),
    .C_drain_IO_L3_out_U0_ap_ready_1             (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_ready_1cec),
    .C_drain_IO_L3_out_U0_ap_rst                 (inst_87_C_drain_IO_L3_out_U0_ap_rst),
    .C_drain_IO_L3_out_U0_ap_start_1             (_apper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_start_1269),
    .PE_wrapper_0_0_U0_ap_clk                    (inst_87_PE_wrapper_0_0_U0_ap_clk),
    .PE_wrapper_0_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_ready_1aeb),
    .PE_wrapper_0_0_U0_ap_rst                    (inst_87_PE_wrapper_0_0_U0_ap_rst),
    .PE_wrapper_0_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_start_11e4),
    .PE_wrapper_0_1_U0_ap_clk                    (inst_87_PE_wrapper_0_1_U0_ap_clk),
    .PE_wrapper_0_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_ready_1e9e),
    .PE_wrapper_0_1_U0_ap_rst                    (inst_87_PE_wrapper_0_1_U0_ap_rst),
    .PE_wrapper_0_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_start_15e2),
    .PE_wrapper_10_0_U0_ap_clk                   (inst_87_PE_wrapper_10_0_U0_ap_clk),
    .PE_wrapper_10_0_U0_ap_ready_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_ready_148f),
    .PE_wrapper_10_0_U0_ap_rst                   (inst_87_PE_wrapper_10_0_U0_ap_rst),
    .PE_wrapper_10_0_U0_ap_start_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_start_1fcb),
    .PE_wrapper_10_1_U0_ap_clk                   (inst_87_PE_wrapper_10_1_U0_ap_clk),
    .PE_wrapper_10_1_U0_ap_ready_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_ready_1bac),
    .PE_wrapper_10_1_U0_ap_rst                   (inst_87_PE_wrapper_10_1_U0_ap_rst),
    .PE_wrapper_10_1_U0_ap_start_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_start_1cbf),
    .PE_wrapper_11_0_U0_ap_clk                   (inst_87_PE_wrapper_11_0_U0_ap_clk),
    .PE_wrapper_11_0_U0_ap_ready_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_ready_1027),
    .PE_wrapper_11_0_U0_ap_rst                   (inst_87_PE_wrapper_11_0_U0_ap_rst),
    .PE_wrapper_11_0_U0_ap_start_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_start_1f6f),
    .PE_wrapper_11_1_U0_ap_clk                   (inst_87_PE_wrapper_11_1_U0_ap_clk),
    .PE_wrapper_11_1_U0_ap_ready_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_ready_17db),
    .PE_wrapper_11_1_U0_ap_rst                   (inst_87_PE_wrapper_11_1_U0_ap_rst),
    .PE_wrapper_11_1_U0_ap_start_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_start_184c),
    .PE_wrapper_12_0_U0_ap_clk                   (inst_87_PE_wrapper_12_0_U0_ap_clk),
    .PE_wrapper_12_0_U0_ap_ready_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_ready_1e57),
    .PE_wrapper_12_0_U0_ap_rst                   (inst_87_PE_wrapper_12_0_U0_ap_rst),
    .PE_wrapper_12_0_U0_ap_start_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_start_1a2b),
    .PE_wrapper_12_1_U0_ap_clk                   (inst_87_PE_wrapper_12_1_U0_ap_clk),
    .PE_wrapper_12_1_U0_ap_ready_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_ready_131b),
    .PE_wrapper_12_1_U0_ap_rst                   (inst_87_PE_wrapper_12_1_U0_ap_rst),
    .PE_wrapper_12_1_U0_ap_start_1               (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_start_1982),
    .PE_wrapper_1_0_U0_ap_clk                    (inst_87_PE_wrapper_1_0_U0_ap_clk),
    .PE_wrapper_1_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_ready_17a3),
    .PE_wrapper_1_0_U0_ap_rst                    (inst_87_PE_wrapper_1_0_U0_ap_rst),
    .PE_wrapper_1_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_start_13e8),
    .PE_wrapper_1_1_U0_ap_clk                    (inst_87_PE_wrapper_1_1_U0_ap_clk),
    .PE_wrapper_1_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_ready_1df8),
    .PE_wrapper_1_1_U0_ap_rst                    (inst_87_PE_wrapper_1_1_U0_ap_rst),
    .PE_wrapper_1_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_start_1042),
    .PE_wrapper_2_0_U0_ap_clk                    (inst_87_PE_wrapper_2_0_U0_ap_clk),
    .PE_wrapper_2_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_ready_1e1b),
    .PE_wrapper_2_0_U0_ap_rst                    (inst_87_PE_wrapper_2_0_U0_ap_rst),
    .PE_wrapper_2_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_start_1349),
    .PE_wrapper_2_1_U0_ap_clk                    (inst_87_PE_wrapper_2_1_U0_ap_clk),
    .PE_wrapper_2_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_ready_15ce),
    .PE_wrapper_2_1_U0_ap_rst                    (inst_87_PE_wrapper_2_1_U0_ap_rst),
    .PE_wrapper_2_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_start_1398),
    .PE_wrapper_3_0_U0_ap_clk                    (inst_87_PE_wrapper_3_0_U0_ap_clk),
    .PE_wrapper_3_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_ready_1aea),
    .PE_wrapper_3_0_U0_ap_rst                    (inst_87_PE_wrapper_3_0_U0_ap_rst),
    .PE_wrapper_3_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_start_132b),
    .PE_wrapper_3_1_U0_ap_clk                    (inst_87_PE_wrapper_3_1_U0_ap_clk),
    .PE_wrapper_3_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_ready_11dd),
    .PE_wrapper_3_1_U0_ap_rst                    (inst_87_PE_wrapper_3_1_U0_ap_rst),
    .PE_wrapper_3_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_start_179a),
    .PE_wrapper_4_0_U0_ap_clk                    (inst_87_PE_wrapper_4_0_U0_ap_clk),
    .PE_wrapper_4_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_ready_14d6),
    .PE_wrapper_4_0_U0_ap_rst                    (inst_87_PE_wrapper_4_0_U0_ap_rst),
    .PE_wrapper_4_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_start_1ed7),
    .PE_wrapper_4_1_U0_ap_clk                    (inst_87_PE_wrapper_4_1_U0_ap_clk),
    .PE_wrapper_4_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_ready_1510),
    .PE_wrapper_4_1_U0_ap_rst                    (inst_87_PE_wrapper_4_1_U0_ap_rst),
    .PE_wrapper_4_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_start_183f),
    .PE_wrapper_5_0_U0_ap_clk                    (inst_87_PE_wrapper_5_0_U0_ap_clk),
    .PE_wrapper_5_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_ready_1361),
    .PE_wrapper_5_0_U0_ap_rst                    (inst_87_PE_wrapper_5_0_U0_ap_rst),
    .PE_wrapper_5_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_start_18c3),
    .PE_wrapper_5_1_U0_ap_clk                    (inst_87_PE_wrapper_5_1_U0_ap_clk),
    .PE_wrapper_5_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_ready_18d7),
    .PE_wrapper_5_1_U0_ap_rst                    (inst_87_PE_wrapper_5_1_U0_ap_rst),
    .PE_wrapper_5_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_start_103b),
    .PE_wrapper_6_0_U0_ap_clk                    (inst_87_PE_wrapper_6_0_U0_ap_clk),
    .PE_wrapper_6_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_ready_1b48),
    .PE_wrapper_6_0_U0_ap_rst                    (inst_87_PE_wrapper_6_0_U0_ap_rst),
    .PE_wrapper_6_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_start_1baf),
    .PE_wrapper_6_1_U0_ap_clk                    (inst_87_PE_wrapper_6_1_U0_ap_clk),
    .PE_wrapper_6_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_ready_1286),
    .PE_wrapper_6_1_U0_ap_rst                    (inst_87_PE_wrapper_6_1_U0_ap_rst),
    .PE_wrapper_6_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_start_14e4),
    .PE_wrapper_7_0_U0_ap_clk                    (inst_87_PE_wrapper_7_0_U0_ap_clk),
    .PE_wrapper_7_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_ready_120c),
    .PE_wrapper_7_0_U0_ap_rst                    (inst_87_PE_wrapper_7_0_U0_ap_rst),
    .PE_wrapper_7_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_start_17cf),
    .PE_wrapper_7_1_U0_ap_clk                    (inst_87_PE_wrapper_7_1_U0_ap_clk),
    .PE_wrapper_7_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_ready_1882),
    .PE_wrapper_7_1_U0_ap_rst                    (inst_87_PE_wrapper_7_1_U0_ap_rst),
    .PE_wrapper_7_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_start_13c7),
    .PE_wrapper_8_0_U0_ap_clk                    (inst_87_PE_wrapper_8_0_U0_ap_clk),
    .PE_wrapper_8_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_ready_1f25),
    .PE_wrapper_8_0_U0_ap_rst                    (inst_87_PE_wrapper_8_0_U0_ap_rst),
    .PE_wrapper_8_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_start_16c9),
    .PE_wrapper_8_1_U0_ap_clk                    (inst_87_PE_wrapper_8_1_U0_ap_clk),
    .PE_wrapper_8_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_ready_1c10),
    .PE_wrapper_8_1_U0_ap_rst                    (inst_87_PE_wrapper_8_1_U0_ap_rst),
    .PE_wrapper_8_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_start_1dce),
    .PE_wrapper_9_0_U0_ap_clk                    (inst_87_PE_wrapper_9_0_U0_ap_clk),
    .PE_wrapper_9_0_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_ready_12e7),
    .PE_wrapper_9_0_U0_ap_rst                    (inst_87_PE_wrapper_9_0_U0_ap_rst),
    .PE_wrapper_9_0_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_start_16dc),
    .PE_wrapper_9_1_U0_ap_clk                    (inst_87_PE_wrapper_9_1_U0_ap_clk),
    .PE_wrapper_9_1_U0_ap_ready_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_ready_1efe),
    .PE_wrapper_9_1_U0_ap_rst                    (inst_87_PE_wrapper_9_1_U0_ap_rst),
    .PE_wrapper_9_1_U0_ap_start_1                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_start_148c),
    .ap_clk                                      (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_rst_n                                    (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_ap_rst_n),
    .control_s_axi_U_ACLK                        (inst_87_control_s_axi_U_ACLK),
    .control_s_axi_U_ARESET                      (inst_87_control_s_axi_U_ARESET),
    .control_s_axi_U_ap_ready                    (inst_87_rs_pipelined_control_s_axi_U_ap_ready),
    .control_s_axi_U_ap_start                    (inst_87_rs_pipelined_control_s_axi_U_ap_start),
    .entry_proc_U0_ap_clk                        (inst_87_entry_proc_U0_ap_clk),
    .entry_proc_U0_ap_ready_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_ready_1152),
    .entry_proc_U0_ap_rst                        (inst_87_entry_proc_U0_ap_rst),
    .entry_proc_U0_ap_start_1                    (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_start_1a60),
    .fifo_A_A_IO_L2_in_0_U_clk                   (inst_87_fifo_A_A_IO_L2_in_0_U_clk),
    .fifo_A_A_IO_L2_in_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_reset60f),
    .fifo_A_A_IO_L2_in_10_U_clk                  (inst_87_fifo_A_A_IO_L2_in_10_U_clk),
    .fifo_A_A_IO_L2_in_10_U_reset                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_reseta1c),
    .fifo_A_A_IO_L2_in_11_U_clk                  (inst_87_fifo_A_A_IO_L2_in_11_U_clk),
    .fifo_A_A_IO_L2_in_11_U_reset                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_resetf30),
    .fifo_A_A_IO_L2_in_12_U_clk                  (inst_87_fifo_A_A_IO_L2_in_12_U_clk),
    .fifo_A_A_IO_L2_in_12_U_reset                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_reset2c0),
    .fifo_A_A_IO_L2_in_1_U_clk                   (inst_87_fifo_A_A_IO_L2_in_1_U_clk),
    .fifo_A_A_IO_L2_in_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_reset69a),
    .fifo_A_A_IO_L2_in_2_U_clk                   (inst_87_fifo_A_A_IO_L2_in_2_U_clk),
    .fifo_A_A_IO_L2_in_2_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_reset10c),
    .fifo_A_A_IO_L2_in_3_U_clk                   (inst_87_fifo_A_A_IO_L2_in_3_U_clk),
    .fifo_A_A_IO_L2_in_3_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_reset9f2),
    .fifo_A_A_IO_L2_in_4_U_clk                   (inst_87_fifo_A_A_IO_L2_in_4_U_clk),
    .fifo_A_A_IO_L2_in_4_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_4_U_reset954),
    .fifo_A_A_IO_L2_in_5_U_clk                   (inst_87_fifo_A_A_IO_L2_in_5_U_clk),
    .fifo_A_A_IO_L2_in_5_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_5_U_reset010),
    .fifo_A_A_IO_L2_in_6_U_clk                   (inst_87_fifo_A_A_IO_L2_in_6_U_clk),
    .fifo_A_A_IO_L2_in_6_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_6_U_reset1bb),
    .fifo_A_A_IO_L2_in_7_U_clk                   (inst_87_fifo_A_A_IO_L2_in_7_U_clk),
    .fifo_A_A_IO_L2_in_7_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_reseta44),
    .fifo_A_A_IO_L2_in_8_U_clk                   (inst_87_fifo_A_A_IO_L2_in_8_U_clk),
    .fifo_A_A_IO_L2_in_8_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_reset89e),
    .fifo_A_A_IO_L2_in_9_U_clk                   (inst_87_fifo_A_A_IO_L2_in_9_U_clk),
    .fifo_A_A_IO_L2_in_9_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_reset142),
    .fifo_A_PE_0_0_U_clk                         (inst_87_fifo_A_PE_0_0_U_clk),
    .fifo_A_PE_0_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_reset35d),
    .fifo_A_PE_0_1_U_clk                         (inst_87_fifo_A_PE_0_1_U_clk),
    .fifo_A_PE_0_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_1_U_reset757),
    .fifo_A_PE_0_2_U_clk                         (inst_87_fifo_A_PE_0_2_U_clk),
    .fifo_A_PE_0_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_resetbdf),
    .fifo_A_PE_10_0_U_clk                        (inst_87_fifo_A_PE_10_0_U_clk),
    .fifo_A_PE_10_0_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_reset68d),
    .fifo_A_PE_10_1_U_clk                        (inst_87_fifo_A_PE_10_1_U_clk),
    .fifo_A_PE_10_1_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_reset948),
    .fifo_A_PE_10_2_U_clk                        (inst_87_fifo_A_PE_10_2_U_clk),
    .fifo_A_PE_10_2_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_reset103),
    .fifo_A_PE_11_0_U_clk                        (inst_87_fifo_A_PE_11_0_U_clk),
    .fifo_A_PE_11_0_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_reset910),
    .fifo_A_PE_11_1_U_clk                        (inst_87_fifo_A_PE_11_1_U_clk),
    .fifo_A_PE_11_1_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_reset57a),
    .fifo_A_PE_11_2_U_clk                        (inst_87_fifo_A_PE_11_2_U_clk),
    .fifo_A_PE_11_2_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_resete2c),
    .fifo_A_PE_12_0_U_clk                        (inst_87_fifo_A_PE_12_0_U_clk),
    .fifo_A_PE_12_0_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_reset736),
    .fifo_A_PE_12_1_U_clk                        (inst_87_fifo_A_PE_12_1_U_clk),
    .fifo_A_PE_12_1_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_reseta4e),
    .fifo_A_PE_12_2_U_clk                        (inst_87_fifo_A_PE_12_2_U_clk),
    .fifo_A_PE_12_2_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_reset97d),
    .fifo_A_PE_1_0_U_clk                         (inst_87_fifo_A_PE_1_0_U_clk),
    .fifo_A_PE_1_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_resetd6f),
    .fifo_A_PE_1_1_U_clk                         (inst_87_fifo_A_PE_1_1_U_clk),
    .fifo_A_PE_1_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_resetbfd),
    .fifo_A_PE_1_2_U_clk                         (inst_87_fifo_A_PE_1_2_U_clk),
    .fifo_A_PE_1_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_reset405),
    .fifo_A_PE_2_0_U_clk                         (inst_87_fifo_A_PE_2_0_U_clk),
    .fifo_A_PE_2_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_reset8b7),
    .fifo_A_PE_2_1_U_clk                         (inst_87_fifo_A_PE_2_1_U_clk),
    .fifo_A_PE_2_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_resetd52),
    .fifo_A_PE_2_2_U_clk                         (inst_87_fifo_A_PE_2_2_U_clk),
    .fifo_A_PE_2_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_resetf67),
    .fifo_A_PE_3_0_U_clk                         (inst_87_fifo_A_PE_3_0_U_clk),
    .fifo_A_PE_3_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_0_U_reset4c7),
    .fifo_A_PE_3_1_U_clk                         (inst_87_fifo_A_PE_3_1_U_clk),
    .fifo_A_PE_3_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_reset62f),
    .fifo_A_PE_3_2_U_clk                         (inst_87_fifo_A_PE_3_2_U_clk),
    .fifo_A_PE_3_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_reset84f),
    .fifo_A_PE_4_0_U_clk                         (inst_87_fifo_A_PE_4_0_U_clk),
    .fifo_A_PE_4_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_0_U_reset353),
    .fifo_A_PE_4_1_U_clk                         (inst_87_fifo_A_PE_4_1_U_clk),
    .fifo_A_PE_4_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_reset9cc),
    .fifo_A_PE_4_2_U_clk                         (inst_87_fifo_A_PE_4_2_U_clk),
    .fifo_A_PE_4_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_resetd6f),
    .fifo_A_PE_5_0_U_clk                         (inst_87_fifo_A_PE_5_0_U_clk),
    .fifo_A_PE_5_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_0_U_resetf56),
    .fifo_A_PE_5_1_U_clk                         (inst_87_fifo_A_PE_5_1_U_clk),
    .fifo_A_PE_5_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_1_U_reset2f8),
    .fifo_A_PE_5_2_U_clk                         (inst_87_fifo_A_PE_5_2_U_clk),
    .fifo_A_PE_5_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_reset505),
    .fifo_A_PE_6_0_U_clk                         (inst_87_fifo_A_PE_6_0_U_clk),
    .fifo_A_PE_6_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_0_U_reseta39),
    .fifo_A_PE_6_1_U_clk                         (inst_87_fifo_A_PE_6_1_U_clk),
    .fifo_A_PE_6_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_1_U_resete75),
    .fifo_A_PE_6_2_U_clk                         (inst_87_fifo_A_PE_6_2_U_clk),
    .fifo_A_PE_6_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_resete33),
    .fifo_A_PE_7_0_U_clk                         (inst_87_fifo_A_PE_7_0_U_clk),
    .fifo_A_PE_7_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_resetf4f),
    .fifo_A_PE_7_1_U_clk                         (inst_87_fifo_A_PE_7_1_U_clk),
    .fifo_A_PE_7_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_resetf6f),
    .fifo_A_PE_7_2_U_clk                         (inst_87_fifo_A_PE_7_2_U_clk),
    .fifo_A_PE_7_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_reset070),
    .fifo_A_PE_8_0_U_clk                         (inst_87_fifo_A_PE_8_0_U_clk),
    .fifo_A_PE_8_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_resetc59),
    .fifo_A_PE_8_1_U_clk                         (inst_87_fifo_A_PE_8_1_U_clk),
    .fifo_A_PE_8_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_reset89f),
    .fifo_A_PE_8_2_U_clk                         (inst_87_fifo_A_PE_8_2_U_clk),
    .fifo_A_PE_8_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_reset384),
    .fifo_A_PE_9_0_U_clk                         (inst_87_fifo_A_PE_9_0_U_clk),
    .fifo_A_PE_9_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_reset1c3),
    .fifo_A_PE_9_1_U_clk                         (inst_87_fifo_A_PE_9_1_U_clk),
    .fifo_A_PE_9_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_resetfae),
    .fifo_A_PE_9_2_U_clk                         (inst_87_fifo_A_PE_9_2_U_clk),
    .fifo_A_PE_9_2_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_resetef0),
    .fifo_B_B_IO_L2_in_0_U_clk                   (inst_87_fifo_B_B_IO_L2_in_0_U_clk),
    .fifo_B_B_IO_L2_in_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_resetcdb),
    .fifo_B_B_IO_L2_in_1_U_clk                   (inst_87_fifo_B_B_IO_L2_in_1_U_clk),
    .fifo_B_B_IO_L2_in_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_reset2e8),
    .fifo_B_PE_0_0_U_clk                         (inst_87_fifo_B_PE_0_0_U_clk),
    .fifo_B_PE_0_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_reset2e8),
    .fifo_B_PE_0_1_U_clk                         (inst_87_fifo_B_PE_0_1_U_clk),
    .fifo_B_PE_0_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_resetad9),
    .fifo_B_PE_10_0_U_clk                        (inst_87_fifo_B_PE_10_0_U_clk),
    .fifo_B_PE_10_0_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_reset349),
    .fifo_B_PE_10_1_U_clk                        (inst_87_fifo_B_PE_10_1_U_clk),
    .fifo_B_PE_10_1_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_reset7d6),
    .fifo_B_PE_11_0_U_clk                        (inst_87_fifo_B_PE_11_0_U_clk),
    .fifo_B_PE_11_0_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_resetd45),
    .fifo_B_PE_11_1_U_clk                        (inst_87_fifo_B_PE_11_1_U_clk),
    .fifo_B_PE_11_1_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_resetb18),
    .fifo_B_PE_12_0_U_clk                        (inst_87_fifo_B_PE_12_0_U_clk),
    .fifo_B_PE_12_0_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_reset446),
    .fifo_B_PE_12_1_U_clk                        (inst_87_fifo_B_PE_12_1_U_clk),
    .fifo_B_PE_12_1_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_reset15b),
    .fifo_B_PE_13_0_U_clk                        (inst_87_fifo_B_PE_13_0_U_clk),
    .fifo_B_PE_13_0_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_reset407),
    .fifo_B_PE_13_1_U_clk                        (inst_87_fifo_B_PE_13_1_U_clk),
    .fifo_B_PE_13_1_U_reset                      (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_reset674),
    .fifo_B_PE_1_0_U_clk                         (inst_87_fifo_B_PE_1_0_U_clk),
    .fifo_B_PE_1_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_0_U_reset874),
    .fifo_B_PE_1_1_U_clk                         (inst_87_fifo_B_PE_1_1_U_clk),
    .fifo_B_PE_1_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_resetd0a),
    .fifo_B_PE_2_0_U_clk                         (inst_87_fifo_B_PE_2_0_U_clk),
    .fifo_B_PE_2_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_reset45e),
    .fifo_B_PE_2_1_U_clk                         (inst_87_fifo_B_PE_2_1_U_clk),
    .fifo_B_PE_2_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_reseteae),
    .fifo_B_PE_3_0_U_clk                         (inst_87_fifo_B_PE_3_0_U_clk),
    .fifo_B_PE_3_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_resetf44),
    .fifo_B_PE_3_1_U_clk                         (inst_87_fifo_B_PE_3_1_U_clk),
    .fifo_B_PE_3_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_reset66e),
    .fifo_B_PE_4_0_U_clk                         (inst_87_fifo_B_PE_4_0_U_clk),
    .fifo_B_PE_4_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_resetdb1),
    .fifo_B_PE_4_1_U_clk                         (inst_87_fifo_B_PE_4_1_U_clk),
    .fifo_B_PE_4_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_reset9c8),
    .fifo_B_PE_5_0_U_clk                         (inst_87_fifo_B_PE_5_0_U_clk),
    .fifo_B_PE_5_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_reseta58),
    .fifo_B_PE_5_1_U_clk                         (inst_87_fifo_B_PE_5_1_U_clk),
    .fifo_B_PE_5_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_resetd49),
    .fifo_B_PE_6_0_U_clk                         (inst_87_fifo_B_PE_6_0_U_clk),
    .fifo_B_PE_6_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_0_U_reset0e2),
    .fifo_B_PE_6_1_U_clk                         (inst_87_fifo_B_PE_6_1_U_clk),
    .fifo_B_PE_6_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_6_1_U_reset231),
    .fifo_B_PE_7_0_U_clk                         (inst_87_fifo_B_PE_7_0_U_clk),
    .fifo_B_PE_7_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_0_U_reset213),
    .fifo_B_PE_7_1_U_clk                         (inst_87_fifo_B_PE_7_1_U_clk),
    .fifo_B_PE_7_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_reset343),
    .fifo_B_PE_8_0_U_clk                         (inst_87_fifo_B_PE_8_0_U_clk),
    .fifo_B_PE_8_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_resetc43),
    .fifo_B_PE_8_1_U_clk                         (inst_87_fifo_B_PE_8_1_U_clk),
    .fifo_B_PE_8_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_reset959),
    .fifo_B_PE_9_0_U_clk                         (inst_87_fifo_B_PE_9_0_U_clk),
    .fifo_B_PE_9_0_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_reset898),
    .fifo_B_PE_9_1_U_clk                         (inst_87_fifo_B_PE_9_1_U_clk),
    .fifo_B_PE_9_1_U_reset                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_reset4f0),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_0_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_0_U_resetb93),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_clk   (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_10_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset (_r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset6ef),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_clk   (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_11_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset (_r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset173),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_clk   (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_12_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_reset (_r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_resetc1b),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_1_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset873),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_2_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_resetdb9),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_3_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset149),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_4_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset244),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_5_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_resetaf9),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_6_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset2ee),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_7_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset0fe),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_8_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_resetc3e),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_0_9_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_resetad1),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_0_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_resetaea),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_clk   (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_10_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_reset (_r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_resetb0e),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_clk   (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_11_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_reset (_r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_reseteed),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_clk   (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_12_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_reset (_r_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_resetb72),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_1_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset576),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_2_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset4d9),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_3_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset4dc),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_4_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_resetc53),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_5_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_resetb19),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_6_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset697),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_7_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset3af),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_8_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset930),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_clk    (inst_87_fifo_C_drain_C_drain_IO_L1_out_1_9_U_clk),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset  (_er_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset8c5),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_clk      (inst_87_fifo_C_drain_C_drain_IO_L2_out_0_U_clk),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_reset    (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_reset27c),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_clk      (inst_87_fifo_C_drain_C_drain_IO_L2_out_1_U_clk),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_reset    (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_reset13c),
    .fifo_C_drain_PE_0_0_U_clk                   (inst_87_fifo_C_drain_PE_0_0_U_clk),
    .fifo_C_drain_PE_0_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_0_U_resetfa4),
    .fifo_C_drain_PE_0_1_U_clk                   (inst_87_fifo_C_drain_PE_0_1_U_clk),
    .fifo_C_drain_PE_0_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_reset9d9),
    .fifo_C_drain_PE_10_0_U_clk                  (inst_87_fifo_C_drain_PE_10_0_U_clk),
    .fifo_C_drain_PE_10_0_U_reset                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_reset8a4),
    .fifo_C_drain_PE_10_1_U_clk                  (inst_87_fifo_C_drain_PE_10_1_U_clk),
    .fifo_C_drain_PE_10_1_U_reset                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_resetfa4),
    .fifo_C_drain_PE_11_0_U_clk                  (inst_87_fifo_C_drain_PE_11_0_U_clk),
    .fifo_C_drain_PE_11_0_U_reset                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_reset598),
    .fifo_C_drain_PE_11_1_U_clk                  (inst_87_fifo_C_drain_PE_11_1_U_clk),
    .fifo_C_drain_PE_11_1_U_reset                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_reset7f5),
    .fifo_C_drain_PE_12_0_U_clk                  (inst_87_fifo_C_drain_PE_12_0_U_clk),
    .fifo_C_drain_PE_12_0_U_reset                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_resetcad),
    .fifo_C_drain_PE_12_1_U_clk                  (inst_87_fifo_C_drain_PE_12_1_U_clk),
    .fifo_C_drain_PE_12_1_U_reset                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_resete66),
    .fifo_C_drain_PE_1_0_U_clk                   (inst_87_fifo_C_drain_PE_1_0_U_clk),
    .fifo_C_drain_PE_1_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_0_U_reset8a3),
    .fifo_C_drain_PE_1_1_U_clk                   (inst_87_fifo_C_drain_PE_1_1_U_clk),
    .fifo_C_drain_PE_1_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_resetac3),
    .fifo_C_drain_PE_2_0_U_clk                   (inst_87_fifo_C_drain_PE_2_0_U_clk),
    .fifo_C_drain_PE_2_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_reset01c),
    .fifo_C_drain_PE_2_1_U_clk                   (inst_87_fifo_C_drain_PE_2_1_U_clk),
    .fifo_C_drain_PE_2_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_reset051),
    .fifo_C_drain_PE_3_0_U_clk                   (inst_87_fifo_C_drain_PE_3_0_U_clk),
    .fifo_C_drain_PE_3_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_reset1c2),
    .fifo_C_drain_PE_3_1_U_clk                   (inst_87_fifo_C_drain_PE_3_1_U_clk),
    .fifo_C_drain_PE_3_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_resetbb8),
    .fifo_C_drain_PE_4_0_U_clk                   (inst_87_fifo_C_drain_PE_4_0_U_clk),
    .fifo_C_drain_PE_4_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_reset7cf),
    .fifo_C_drain_PE_4_1_U_clk                   (inst_87_fifo_C_drain_PE_4_1_U_clk),
    .fifo_C_drain_PE_4_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_resetad1),
    .fifo_C_drain_PE_5_0_U_clk                   (inst_87_fifo_C_drain_PE_5_0_U_clk),
    .fifo_C_drain_PE_5_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_reset235),
    .fifo_C_drain_PE_5_1_U_clk                   (inst_87_fifo_C_drain_PE_5_1_U_clk),
    .fifo_C_drain_PE_5_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_reset9e3),
    .fifo_C_drain_PE_6_0_U_clk                   (inst_87_fifo_C_drain_PE_6_0_U_clk),
    .fifo_C_drain_PE_6_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_reseta30),
    .fifo_C_drain_PE_6_1_U_clk                   (inst_87_fifo_C_drain_PE_6_1_U_clk),
    .fifo_C_drain_PE_6_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_reset3c5),
    .fifo_C_drain_PE_7_0_U_clk                   (inst_87_fifo_C_drain_PE_7_0_U_clk),
    .fifo_C_drain_PE_7_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_resetd4f),
    .fifo_C_drain_PE_7_1_U_clk                   (inst_87_fifo_C_drain_PE_7_1_U_clk),
    .fifo_C_drain_PE_7_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_reset791),
    .fifo_C_drain_PE_8_0_U_clk                   (inst_87_fifo_C_drain_PE_8_0_U_clk),
    .fifo_C_drain_PE_8_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_reset16a),
    .fifo_C_drain_PE_8_1_U_clk                   (inst_87_fifo_C_drain_PE_8_1_U_clk),
    .fifo_C_drain_PE_8_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_reset435),
    .fifo_C_drain_PE_9_0_U_clk                   (inst_87_fifo_C_drain_PE_9_0_U_clk),
    .fifo_C_drain_PE_9_0_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_reset92b),
    .fifo_C_drain_PE_9_1_U_clk                   (inst_87_fifo_C_drain_PE_9_1_U_clk),
    .fifo_C_drain_PE_9_1_U_reset                 (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_reset0ad),
    .gmem_A_m_axi_U_ACLK                         (inst_87_gmem_A_m_axi_U_ACLK),
    .gmem_A_m_axi_U_ARESET                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_A_m_axi_U_ARESETb88),
    .gmem_B_m_axi_U_ACLK                         (inst_87_gmem_B_m_axi_U_ACLK),
    .gmem_B_m_axi_U_ARESET                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_B_m_axi_U_ARESETbbd),
    .gmem_C_m_axi_U_ACLK                         (inst_87_gmem_C_m_axi_U_ACLK),
    .gmem_C_m_axi_U_ARESET                       (_esign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_gmem_C_m_axi_U_ARESETf3b)
);

__rs_kernel3_aux_split_aux_25 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_132 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap       (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap0b0),
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid (__design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid106),
    .A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap       (_r_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap90d),
    .A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid (__design_1_i_kernel3_0_inst_A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid199),
    .fifo_A_A_IO_L2_in_0_U_if_fifo_cap                 (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_fifo_cap9d9),
    .fifo_A_A_IO_L2_in_0_U_if_num_data_valid           (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_0_U_if_num_data_valid75c)
);

__rs_kernel3_aux_split_aux_26 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_133 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap           (_rapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap551),
    .A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid     (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid818),
    .PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap202),
    .PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid527),
    .fifo_A_PE_0_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_fifo_capdf6),
    .fifo_A_PE_0_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_0_U_if_num_data_valid542)
);

__rs_kernel3_aux_split_aux_105 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_135 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap8e1),
    .PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid3a9),
    .PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_capf32),
    .PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_validf63),
    .fifo_B_PE_1_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_fifo_cap09f),
    .fifo_B_PE_1_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_1_1_U_if_num_data_valid98b)
);

__rs_kernel3_aux_split_aux_28 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_136 /**   design_1_i/kernel3_0/inst/design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_12_U0_ap_clk            (inst_97_A_PE_dummy_12_U0_ap_clk),
    .A_PE_dummy_12_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_continue_1a5a),
    .A_PE_dummy_12_U0_ap_done_1         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_done_12e2),
    .A_PE_dummy_12_U0_ap_rst            (inst_97_A_PE_dummy_12_U0_ap_rst),
    .A_PE_dummy_13_U0_ap_clk            (inst_97_A_PE_dummy_13_U0_ap_clk),
    .A_PE_dummy_13_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_continue_147e),
    .A_PE_dummy_13_U0_ap_done_1         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_done_1b78),
    .A_PE_dummy_13_U0_ap_rst            (inst_97_A_PE_dummy_13_U0_ap_rst),
    .A_PE_dummy_14_U0_ap_clk            (inst_97_A_PE_dummy_14_U0_ap_clk),
    .A_PE_dummy_14_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_continue_10fe),
    .A_PE_dummy_14_U0_ap_done_1         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_done_1efd),
    .A_PE_dummy_14_U0_ap_rst            (inst_97_A_PE_dummy_14_U0_ap_rst),
    .A_PE_dummy_15_U0_ap_clk            (inst_97_A_PE_dummy_15_U0_ap_clk),
    .A_PE_dummy_15_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_continue_1fbb),
    .A_PE_dummy_15_U0_ap_done_1         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_done_14b9),
    .A_PE_dummy_15_U0_ap_rst            (inst_97_A_PE_dummy_15_U0_ap_rst),
    .A_PE_dummy_16_U0_ap_clk            (inst_97_A_PE_dummy_16_U0_ap_clk),
    .A_PE_dummy_16_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_continue_1350),
    .A_PE_dummy_16_U0_ap_done_1         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_done_1785),
    .A_PE_dummy_16_U0_ap_rst            (inst_97_A_PE_dummy_16_U0_ap_rst),
    .A_PE_dummy_17_U0_ap_clk            (inst_97_A_PE_dummy_17_U0_ap_clk),
    .A_PE_dummy_17_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_continue_1f3e),
    .A_PE_dummy_17_U0_ap_done_1         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_done_1070),
    .A_PE_dummy_17_U0_ap_rst            (inst_97_A_PE_dummy_17_U0_ap_rst),
    .A_PE_dummy_18_U0_ap_clk            (inst_97_A_PE_dummy_18_U0_ap_clk),
    .A_PE_dummy_18_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_continue_191f),
    .A_PE_dummy_18_U0_ap_done_1         (inst_97_rs_pipelined_A_PE_dummy_18_U0_ap_done_1),
    .A_PE_dummy_18_U0_ap_rst            (inst_97_A_PE_dummy_18_U0_ap_rst),
    .A_PE_dummy_19_U0_ap_clk            (inst_97_A_PE_dummy_19_U0_ap_clk),
    .A_PE_dummy_19_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_continue_17a5),
    .A_PE_dummy_19_U0_ap_done_1         (inst_97_rs_pipelined_A_PE_dummy_19_U0_ap_done_1),
    .A_PE_dummy_19_U0_ap_rst            (inst_97_A_PE_dummy_19_U0_ap_rst),
    .A_PE_dummy_20_U0_ap_clk            (inst_97_A_PE_dummy_20_U0_ap_clk),
    .A_PE_dummy_20_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_continue_1371),
    .A_PE_dummy_20_U0_ap_done_1         (inst_97_rs_pipelined_A_PE_dummy_20_U0_ap_done_1),
    .A_PE_dummy_20_U0_ap_rst            (inst_97_A_PE_dummy_20_U0_ap_rst),
    .A_PE_dummy_21_U0_ap_clk            (inst_97_A_PE_dummy_21_U0_ap_clk),
    .A_PE_dummy_21_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_continue_14ca),
    .A_PE_dummy_21_U0_ap_done_1         (inst_97_rs_pipelined_A_PE_dummy_21_U0_ap_done_1),
    .A_PE_dummy_21_U0_ap_rst            (inst_97_A_PE_dummy_21_U0_ap_rst),
    .A_PE_dummy_22_U0_ap_clk            (inst_97_A_PE_dummy_22_U0_ap_clk),
    .A_PE_dummy_22_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_continue_1e1f),
    .A_PE_dummy_22_U0_ap_done_1         (inst_97_rs_pipelined_A_PE_dummy_22_U0_ap_done_1),
    .A_PE_dummy_22_U0_ap_rst            (inst_97_A_PE_dummy_22_U0_ap_rst),
    .A_PE_dummy_23_U0_ap_clk            (inst_97_A_PE_dummy_23_U0_ap_clk),
    .A_PE_dummy_23_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_continue_1d90),
    .A_PE_dummy_23_U0_ap_done_1         (inst_97_rs_pipelined_A_PE_dummy_23_U0_ap_done_1),
    .A_PE_dummy_23_U0_ap_rst            (inst_97_A_PE_dummy_23_U0_ap_rst),
    .A_PE_dummy_U0_ap_clk               (inst_97_A_PE_dummy_U0_ap_clk),
    .A_PE_dummy_U0_ap_continue_1        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_continue_1d3a),
    .A_PE_dummy_U0_ap_done_1            (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_done_1193),
    .A_PE_dummy_U0_ap_rst               (inst_97_A_PE_dummy_U0_ap_rst),
    .B_PE_dummy_24_U0_ap_clk            (inst_97_B_PE_dummy_24_U0_ap_clk),
    .B_PE_dummy_24_U0_ap_continue_1     (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_continue_1bea),
    .B_PE_dummy_24_U0_ap_done_1         (inst_97_rs_pipelined_B_PE_dummy_24_U0_ap_done_1),
    .B_PE_dummy_24_U0_ap_rst            (inst_97_B_PE_dummy_24_U0_ap_rst),
    .B_PE_dummy_U0_ap_clk               (inst_97_B_PE_dummy_U0_ap_clk),
    .B_PE_dummy_U0_ap_continue_1        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_continue_17cc),
    .B_PE_dummy_U0_ap_done_1            (inst_97_rs_pipelined_B_PE_dummy_U0_ap_done_1),
    .B_PE_dummy_U0_ap_rst               (inst_97_B_PE_dummy_U0_ap_rst),
    .C_drain_IO_L3_out_U0_ap_clk        (inst_97_C_drain_IO_L3_out_U0_ap_clk),
    .C_drain_IO_L3_out_U0_ap_continue_1 (_er_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_continue_159e),
    .C_drain_IO_L3_out_U0_ap_done_1     (inst_97_rs_pipelined_C_drain_IO_L3_out_U0_ap_done_1),
    .C_drain_IO_L3_out_U0_ap_rst        (inst_97_C_drain_IO_L3_out_U0_ap_rst),
    .ap_clk                             (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_rst_n                           (inst_97_rs_pipelined_ap_rst_n),
    .control_s_axi_U_ACLK               (inst_97_control_s_axi_U_ACLK),
    .control_s_axi_U_ARESET             (inst_97_control_s_axi_U_ARESET),
    .control_s_axi_U_ap_continue        (inst_97_rs_pipelined_control_s_axi_U_ap_continue),
    .control_s_axi_U_ap_done            (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_done0d7)
);

__rs_kernel3_aux_split_aux_29 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_137 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap        (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap5c1),
    .A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_valid  (_st_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_validac3),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cape04),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid13c),
    .fifo_A_PE_1_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_fifo_cape6e),
    .fifo_A_PE_1_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_2_U_if_num_data_validd04)
);

__rs_kernel3_aux_split_aux_41 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_16 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_U0_fifo_A_PE_0_220_fifo_cap           (_rapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_fifo_capeb6),
    .A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid     (__inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid4cf),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap2d2),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_validb90),
    .fifo_A_PE_0_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_fifo_capd44),
    .fifo_A_PE_0_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_0_2_U_if_num_data_valid8dc)
);

__rs_kernel3_aux_split_aux_42 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_17 /**   design_1_i/kernel3_0/inst   **/ (
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap       (__inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap569),
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid (_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_validdb4),
    .B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap       (__inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap8d1),
    .B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid (_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid34e),
    .fifo_B_B_IO_L2_in_0_U_if_fifo_cap                  (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_fifo_cap97a),
    .fifo_B_B_IO_L2_in_0_U_if_num_data_valid            (_apper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_0_U_if_num_data_valid10c)
);

__rs_kernel3_aux_split_aux_43 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_18 /**   design_1_i/kernel3_0/inst   **/ (
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_cap                (__inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_capbc5),
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid          (_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid063),
    .B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap       (_ign_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap1eb),
    .B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_valid (_ernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_validc6ca2c),
    .fifo_B_B_IO_L2_in_1_U_if_fifo_cap                           (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_fifo_cap21c),
    .fifo_B_B_IO_L2_in_1_U_if_num_data_valid                     (_apper_inst_design_1_i_kernel3_0_inst_fifo_B_B_IO_L2_in_1_U_if_num_data_validbc3)
);

__rs_kernel3_aux_split_aux_44 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_19 /**   design_1_i/kernel3_0/inst   **/ (
    .B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap           (_rapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap0b4),
    .B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid     (__inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid6c1),
    .PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_capeb4),
    .PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_validf28),
    .fifo_B_PE_0_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_fifo_capb3b),
    .fifo_B_PE_0_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_0_U_if_num_data_valid8af)
);

__rs_kernel3_aux_split_aux_30 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_2 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap        (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap9c7),
    .A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid  (_st_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid6b0),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap157),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid981),
    .fifo_A_PE_2_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_fifo_cap540),
    .fifo_A_PE_2_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_2_U_if_num_data_valid831)
);

__rs_kernel3_aux_split_aux_45 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_20 /**   design_1_i/kernel3_0/inst   **/ (
    .B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap       (_st_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap95d),
    .B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_valid (_ign_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_validaef),
    .PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_cap            (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_capd64),
    .PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid      (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid879),
    .fifo_B_PE_0_1_U_if_fifo_cap                           (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_fifo_capc8f),
    .fifo_B_PE_0_1_U_if_num_data_valid                     (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_0_1_U_if_num_data_validfd2)
);

__rs_kernel3_aux_split_aux_31 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_3 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap        (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap24d),
    .A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid  (_st_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid09f),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_capc4e),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid019),
    .fifo_A_PE_3_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_fifo_capb3c),
    .fifo_A_PE_3_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_2_U_if_num_data_validad6)
);

__rs_kernel3_aux_split_aux_10 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_34 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap07d),
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid478),
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap3d4),
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid523),
    .fifo_A_A_IO_L2_in_3_U_if_fifo_cap                   (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_fifo_capa47),
    .fifo_A_A_IO_L2_in_3_U_if_num_data_valid             (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_3_U_if_num_data_valid7d5)
);

__rs_kernel3_aux_split_aux_56 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_36 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid (_3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_validbe31f4),
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap (_3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap9ec612),
    .C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid (_3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid7dc963),
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap (_3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_capc12362),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_capf4a),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid66d)
);

__rs_kernel3_aux_split_aux_58 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_38 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid (_3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid88514b),
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap (_3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_capba312c),
    .C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid (_3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid64110b),
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap (_3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap150dd3),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cape08),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valide51)
);

__rs_kernel3_aux_split_aux_59 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_39 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_capd01),
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid368eac),
    .PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap790),
    .PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid40b),
    .fifo_C_drain_PE_6_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_fifo_capfaf),
    .fifo_C_drain_PE_6_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_0_U_if_num_data_valid25a)
);

__rs_kernel3_aux_split_aux_32 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_4 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_cap        (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_capdea),
    .A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_valid  (_st_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_validfae),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_capb20),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid367),
    .fifo_A_PE_4_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_fifo_cap3b3),
    .fifo_A_PE_4_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_2_U_if_num_data_validb77)
);

__rs_kernel3_aux_split_aux_60 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_41 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid (_3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid07c0a3),
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap (_3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap01f4a1),
    .C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid (_3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid6738f4),
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap (_3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap8cb685),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap403),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid1cd)
);

__rs_kernel3_aux_split_aux_61 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_42 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap84b),
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid4fef48),
    .PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap726),
    .PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid3ba),
    .fifo_C_drain_PE_5_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_fifo_capcfc),
    .fifo_C_drain_PE_5_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_0_U_if_num_data_valid344)
);

__rs_kernel3_aux_split_aux_62 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_43 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid (_3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validbc567d),
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap (_3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_capbf3321),
    .C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid (_3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_validd5b921),
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap (_3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap06ab11),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap8f8),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid52b)
);

__rs_kernel3_aux_split_aux_63 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_44 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_capfe4),
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valide8c0ff),
    .PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap625),
    .PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_validd73),
    .fifo_C_drain_PE_4_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_fifo_cap593),
    .fifo_C_drain_PE_4_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_0_U_if_num_data_valid593)
);

__rs_kernel3_aux_split_aux_33 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_5 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_cap        (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_capd8e),
    .A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid  (_st_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid389),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap051),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valide34),
    .fifo_A_PE_5_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_fifo_cap015),
    .fifo_A_PE_5_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_5_2_U_if_num_data_validd76)
);

__rs_kernel3_aux_split_aux_7 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_53 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap788),
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid156),
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap         (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap173),
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_valid   (__design_1_i_kernel3_0_inst_A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_validb50),
    .fifo_A_A_IO_L2_in_1_U_if_fifo_cap                   (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_fifo_cap877),
    .fifo_A_A_IO_L2_in_1_U_if_num_data_valid             (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_1_U_if_num_data_valid35c)
);

__rs_kernel3_aux_split_aux_81 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_55 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid (_3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validdd1c2e),
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap (_3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap578a35),
    .C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid (_3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validf4a052),
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap (_3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cape739bd),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap174),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid51f)
);

__rs_kernel3_aux_split_aux_83 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_58 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid (_3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid315b92),
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap (_3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap0a53a1),
    .C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid (_3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_validcb23e5),
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap (_3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap2002e9),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap35c),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid69b)
);

__rs_kernel3_aux_split_aux_84 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_59 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap       (__i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap9b5daf),
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid7e2a07),
    .PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_cap             (__design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_capfce),
    .PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_valid       (__i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_validfb7144),
    .fifo_C_drain_PE_6_1_U_if_fifo_cap                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_fifo_cap15b),
    .fifo_C_drain_PE_6_1_U_if_num_data_valid                       (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_6_1_U_if_num_data_validbe8)
);

__rs_kernel3_aux_split_aux_34 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_6 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap        (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap4d1),
    .A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid  (_st_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid35e),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap48f),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_validcd0),
    .fifo_A_PE_6_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_fifo_capd1c),
    .fifo_A_PE_6_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_6_2_U_if_num_data_validb10)
);

__rs_kernel3_aux_split_aux_85 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_60 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid (_3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validbe1f88),
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap (_3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap8b63b8),
    .C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid (_3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_validd1c8a5),
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap (_3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap0020d7),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap232),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valida17)
);

__rs_kernel3_aux_split_aux_86 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_61 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_cap       (__i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_capf1ba12),
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_validf872b6),
    .PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap             (__design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap9bf),
    .PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid       (__i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid0431ca),
    .fifo_C_drain_PE_5_1_U_if_fifo_cap                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_fifo_capf69),
    .fifo_C_drain_PE_5_1_U_if_num_data_valid                       (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_5_1_U_if_num_data_validae6)
);

__rs_kernel3_aux_split_aux_64 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_62 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid (_3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_validc5a37f),
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap (_3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap73e484),
    .C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid (_3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid104d89),
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap (_3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap20688b),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_capcf2),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valida3a)
);

__rs_kernel3_aux_split_aux_87 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_63 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid (_3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_validbd7896),
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap (_3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cape985ff),
    .C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid (_3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid2084ac),
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap (_3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap719e3e),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap010),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_validd6b)
);

__rs_kernel3_aux_split_aux_88 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_64 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_cap       (__i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_capf2880a),
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid6112ee),
    .PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap             (__design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap883),
    .PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid       (__i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid6721cf),
    .fifo_C_drain_PE_4_1_U_if_fifo_cap                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_fifo_capc7e),
    .fifo_C_drain_PE_4_1_U_if_num_data_valid                       (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_4_1_U_if_num_data_valide5f)
);

__rs_kernel3_aux_split_aux_89 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_65 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid (_3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_validecf8b7),
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap (_3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_capf08885),
    .C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid (_3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid25e098),
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap (_3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap17c3cc),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_capb87),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_validd9b)
);

__rs_kernel3_aux_split_aux_8 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_66 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap1f6),
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid281),
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap       (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap5a4),
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_valid (_esign_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_validcee),
    .fifo_A_A_IO_L2_in_2_U_if_fifo_cap                   (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_fifo_capde6),
    .fifo_A_A_IO_L2_in_2_U_if_num_data_valid             (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_2_U_if_num_data_validcd4)
);

__rs_kernel3_aux_split_aux_90 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_67 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_cap       (__i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_capaad94d),
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_validbea5d1),
    .PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap             (__design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap33e),
    .PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid       (__i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid91381f),
    .fifo_C_drain_PE_3_1_U_if_fifo_cap                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_fifo_capff1),
    .fifo_C_drain_PE_3_1_U_if_num_data_valid                       (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_1_U_if_num_data_valid171)
);

__rs_kernel3_aux_split_aux_91 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_69 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid (_3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid526034),
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap (_3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_caped21f1),
    .C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid (_3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_validea82bb),
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap (_3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap804df0),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap184),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid9c7)
);

__rs_kernel3_aux_split_aux_92 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_70 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap       (__i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap9f9b50),
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid743ca4),
    .PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_cap             (__design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_capa66),
    .PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid       (__i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid631a8f),
    .fifo_C_drain_PE_2_1_U_if_fifo_cap                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_fifo_capb4e),
    .fifo_C_drain_PE_2_1_U_if_num_data_valid                       (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_1_U_if_num_data_valid1fa)
);

__rs_kernel3_aux_split_aux_93 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_71 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid (_3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validc21488),
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap (_3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap6b774b),
    .C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid (_3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_validce2144),
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap (_3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_capdf701d),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_capaf3),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid02e)
);

__rs_kernel3_aux_split_aux_94 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_72 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap98b),
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_validfbe665),
    .PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap463),
    .PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid7bc),
    .fifo_C_drain_PE_1_1_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_fifo_cap384),
    .fifo_C_drain_PE_1_1_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_1_1_U_if_num_data_validc77)
);

__rs_kernel3_aux_split_aux_65 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_73 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap7fd),
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valide7c313),
    .PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap886),
    .PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid942),
    .fifo_C_drain_PE_3_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_fifo_cap0ff),
    .fifo_C_drain_PE_3_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_3_0_U_if_num_data_valid247)
);

__rs_kernel3_aux_split_aux_95 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_74 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_valid (_3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_validb93a45),
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_cap (_3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_capddcfdb),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_cap (_3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_capcc0ce8),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_valid  (_l3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_validdd7fd1),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap382),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_validc59)
);

__rs_kernel3_aux_split_aux_96 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_75 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap927),
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid64177f),
    .PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_capbab),
    .PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_validcb9),
    .fifo_C_drain_PE_0_1_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_fifo_capa51),
    .fifo_C_drain_PE_0_1_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_0_1_U_if_num_data_valid480)
);

__rs_kernel3_aux_split_aux_9 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_79 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_cap         (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_capd70),
    .A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_valid   (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_validc8f),
    .PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap0e2),
    .PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_validc9d),
    .fifo_A_PE_1_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_fifo_capda8),
    .fifo_A_PE_1_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_0_U_if_num_data_validce9)
);

__rs_kernel3_aux_split_aux_115 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_83 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_capcef),
    .PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_validbec),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap1e8),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_validd92),
    .fifo_A_PE_1_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_fifo_cap61b),
    .fifo_A_PE_1_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_1_1_U_if_num_data_valid6a3)
);

__rs_kernel3_aux_split_aux_66 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_84 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid (_3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_validf3a340),
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap (_3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap97b114),
    .C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid (_3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid2097c1),
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap (_3_0_inst_C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap80b6fb),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_capd3a),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid6d4)
);

__rs_kernel3_aux_split_aux_116 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_85 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap709),
    .PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_validedb),
    .PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap045),
    .PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid08b),
    .fifo_B_PE_2_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_fifo_cap870),
    .fifo_B_PE_2_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_0_U_if_num_data_valid60e)
);

__rs_kernel3_aux_split_aux_117 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_86 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_capc6d),
    .PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid264),
    .PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap286),
    .PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid1a3),
    .fifo_B_PE_2_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_fifo_cap5da),
    .fifo_B_PE_2_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_2_1_U_if_num_data_validc55)
);

__rs_kernel3_aux_split_aux_101 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_87 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid (_ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid4c5747),
    .C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap (_ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap490e6e),
    .C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid (_ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_validb652db),
    .C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap (_ernel3_0_inst_C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap25c02b),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap              (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap80d),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_valid        (_sign_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_validbe5)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X1Y1_TO_SLOT_X1Y1")
) inst_87_ap_ctrl_no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (inst_87_control_s_axi_U_ACLK),
    .if_empty_n (inst_87_rs_pipelined_control_s_axi_U_ap_start),
    .if_full_n  (_trl_no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_tail_if_full_nee6),
    .if_read    (inst_87_rs_pipelined_control_s_axi_U_ap_ready),
    .if_write   (_no_data_control_s_axi_U_ap_start_control_s_axi_U_ap_ready_head_if_empty_n0a92ca),
    .reset      (1'b0)
);

__rs_kernel3_aux_split_aux_118 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_88 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap84d),
    .PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid99e),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_capb65),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid542),
    .fifo_A_PE_2_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_fifo_capa4a),
    .fifo_A_PE_2_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_1_U_if_num_data_valid522)
);

__rs_kernel3_aux_split_aux_119 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_89 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap445),
    .PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid841),
    .PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap244),
    .PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_validb28),
    .fifo_B_PE_3_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_fifo_cap944),
    .fifo_B_PE_3_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_0_U_if_num_data_valid21b)
);

__rs_kernel3_aux_split_aux_11 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_90 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_cap         (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_capcea),
    .A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid   (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid083),
    .PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_capb06),
    .PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_validc49),
    .fifo_A_PE_2_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_fifo_capc63),
    .fifo_A_PE_2_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_2_0_U_if_num_data_validd61)
);

__rs_kernel3_aux_split_aux_120 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_91 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_capa6e),
    .PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_validf0b),
    .PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap868),
    .PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid7ff),
    .fifo_B_PE_3_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_fifo_cap368),
    .fifo_B_PE_3_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_3_1_U_if_num_data_valid583)
);

__rs_kernel3_aux_split_aux_121 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_92 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_capc9d),
    .PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid6bd),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_capa3b),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid18d),
    .fifo_A_PE_3_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_fifo_cap26b),
    .fifo_A_PE_3_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_3_1_U_if_num_data_validc71)
);

__rs_kernel3_aux_split_aux_122 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_93 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_capd5b),
    .PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid99e),
    .PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap01f),
    .PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid7d2),
    .fifo_B_PE_4_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_fifo_cap06e),
    .fifo_B_PE_4_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_0_U_if_num_data_valid15f)
);

__rs_kernel3_aux_split_aux_123 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_94 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_capb4d),
    .PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid9cd),
    .PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_capa3e),
    .PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid69d),
    .fifo_B_PE_4_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_fifo_capcda),
    .fifo_B_PE_4_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_4_1_U_if_num_data_valid8ea)
);

__rs_kernel3_aux_split_aux_67 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_95 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap6cd),
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid8fc121),
    .PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cape16),
    .PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid1d1),
    .fifo_C_drain_PE_2_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_fifo_capdb4),
    .fifo_C_drain_PE_2_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_2_0_U_if_num_data_valid56d)
);

__rs_kernel3_aux_split_aux_124 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_96 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_capbba),
    .PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_validc5f),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap743),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid069),
    .fifo_A_PE_4_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_fifo_cap1c9),
    .fifo_A_PE_4_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_4_1_U_if_num_data_valid9fc)
);

__rs_kernel3_aux_split_aux_125 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_97 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap0bb),
    .PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid375),
    .PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_capaaf),
    .PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid0b9),
    .fifo_B_PE_5_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_fifo_capd0d),
    .fifo_B_PE_5_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_0_U_if_num_data_valid41c)
);

__rs_kernel3_aux_split_aux_126 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_98 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_capf48),
    .PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid197),
    .PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap010),
    .PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_validf51),
    .fifo_B_PE_5_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_fifo_cap95f),
    .fifo_B_PE_5_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_5_1_U_if_num_data_valid0ea)
);

__rs_kernel3_aux_split_aux_102 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_99 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid      (_ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid8675fc),
    .C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap      (_ernel3_0_inst_C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap73a082),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valid (_3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valide86d1d),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap   (_el3_0_inst_C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap366081),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap                   (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap1b6),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid             (_sign_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid3c9)
);

endmodule  // SLOT_X1Y1_TO_SLOT_X1Y1_inner
