{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1649407302930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1649407302931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 14:11:42 2022 " "Processing started: Fri Apr 08 14:11:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1649407302931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1649407302931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MPSoC -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MPSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1649407302931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1649407303410 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1649407303763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1649407303910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1649407303914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1649407303914 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1649407305143 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649407306334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649407306334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649407306334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649407306334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649407306334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649407306334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649407306334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649407306334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649407306334 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1649407306334 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 22457 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1649407306391 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 22459 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1649407306391 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 22461 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1649407306391 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 22463 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1649407306391 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 22465 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1649407306391 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1649407306391 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1649407306574 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1649407311512 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1649407311512 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1649407311512 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1649407312069 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1649407312151 "|TopLevel|INPUT_CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1649407312311 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1649407312311 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1649407312311 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1649407312311 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1649407312312 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1649407312313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1649407312313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1649407312313 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1649407312313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312942 ""}  } { { "TopLevel.bdf" "" { Schematic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/TopLevel.bdf" { { 192 224 400 208 "INPUT_CLOCK" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 22446 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312942 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 21927 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|jtag_break~1 " "Destination node MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|jtag_break~1" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 333 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 9572 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1649407312942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetlatch~0 " "Destination node MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetlatch~0" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 316 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 11164 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1649407312942 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1649407312942 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 6314 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|jtag_break~1 " "Destination node MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|jtag_break~1" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 333 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 9228 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1649407312943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetlatch~0 " "Destination node MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetlatch~0" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 316 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 10862 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1649407312943 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1649407312943 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 558 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312944 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 6310 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 22443 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1649407312945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1649407312945 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 22097 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312946 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_synchronizer.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 6306 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312947 ""}  } { { "db/ip/MPSoC/submodules/altera_reset_controller.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 9759 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetrequest  " "Automatically promoted node MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MonRd~0 " "Destination node MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem\|MonRd~0" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 547 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_ocimem:the_MPSoC_cpu0_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 8473 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1649407312947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0 " "Destination node MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0" {  } { { "db/ip/MPSoC/submodules/altera_reset_controller.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 9759 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1649407312947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1649407312947 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu0.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v" 317 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst3\|MPSoC_cpu0:cpu0\|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci\|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu0:cpu0|MPSoC_cpu0_nios2_oci:the_MPSoC_cpu0_nios2_oci|MPSoC_cpu0_nios2_oci_debug:the_MPSoC_cpu0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 4523 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetrequest  " "Automatically promoted node MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649407312947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MonRd~0 " "Destination node MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem\|MonRd~0" {  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 547 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_ocimem:the_MPSoC_cpu1_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 8899 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1649407312947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0 " "Destination node MPSoC:inst3\|altera_reset_controller:rst_controller_003\|merged_reset~0" {  } { { "db/ip/MPSoC/submodules/altera_reset_controller.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 9759 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1649407312947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1649407312947 ""}  } { { "db/ip/MPSoC/submodules/MPSoC_cpu1.v" "" { Text "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v" 317 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst3\|MPSoC_cpu1:cpu1\|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci\|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst3|MPSoC_cpu1:cpu1|MPSoC_cpu1_nios2_oci:the_MPSoC_cpu1_nios2_oci|MPSoC_cpu1_nios2_oci_debug:the_MPSoC_cpu1_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 0 { 0 ""} 0 2329 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649407312947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1649407315408 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1649407315431 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1649407315432 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1649407315460 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1649407315495 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1649407315517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1649407315517 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1649407315534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1649407315740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1649407317759 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1649407317759 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649407318132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1649407323719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649407328043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1649407328241 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1649407333455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649407333456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1649407336308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1649407345253 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1649407345253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649407347607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1649407347613 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1649407347613 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1649407347613 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1649407348088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1649407349534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1649407349638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1649407351073 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649407354022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/output_files/TopLevel.fit.smsg " "Generated suppressed messages file E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1649407357488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5179 " "Peak virtual memory: 5179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1649407361465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 14:12:41 2022 " "Processing ended: Fri Apr 08 14:12:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1649407361465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1649407361465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1649407361465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1649407361465 ""}
