<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>nrf24l01: SPI Register Bit Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">nrf24l01
   </div>
   <div id="projectbrief">Driver for the nRF24L01(+) transceiver</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI Register Bit Definitions</div>  </div>
</div><!--header-->
<div class="contents">

<p><br  />
<br  />
  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf07a996a70a3bee7953b416d1a32b002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gaf07a996a70a3bee7953b416d1a32b002">NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</a>&#160;&#160;&#160;(uint8_t)0x40</td></tr>
<tr class="memdesc:gaf07a996a70a3bee7953b416d1a32b002"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains IRQ masks, CRC options, and operating mode controls.  <a href="group__reg__bits.html#gaf07a996a70a3bee7953b416d1a32b002">More...</a><br /></td></tr>
<tr class="separator:gaf07a996a70a3bee7953b416d1a32b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f3994a6d6ab185a8924c6abf8eaa9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gaf4f3994a6d6ab185a8924c6abf8eaa9e">NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:gaf4f3994a6d6ab185a8924c6abf8eaa9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX_DS[5] bit in CONFIG register.  <a href="group__reg__bits.html#gaf4f3994a6d6ab185a8924c6abf8eaa9e">More...</a><br /></td></tr>
<tr class="separator:gaf4f3994a6d6ab185a8924c6abf8eaa9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5583dfd06a0bf72e08fa6d70fbf5bec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga5583dfd06a0bf72e08fa6d70fbf5bec2">NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:ga5583dfd06a0bf72e08fa6d70fbf5bec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAX_RT[4] bit in CONFIG register.  <a href="group__reg__bits.html#ga5583dfd06a0bf72e08fa6d70fbf5bec2">More...</a><br /></td></tr>
<tr class="separator:ga5583dfd06a0bf72e08fa6d70fbf5bec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47cc5e8cbc0ab4ce27d17922243c53d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gab47cc5e8cbc0ab4ce27d17922243c53d">NRF24L01_CONFIG_REG_BIT_EN_CRC</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="memdesc:gab47cc5e8cbc0ab4ce27d17922243c53d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_CRC[3] bit in CONFIG register.  <a href="group__reg__bits.html#gab47cc5e8cbc0ab4ce27d17922243c53d">More...</a><br /></td></tr>
<tr class="separator:gab47cc5e8cbc0ab4ce27d17922243c53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c93150a41fc94e5c71dcb94014f6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga86c93150a41fc94e5c71dcb94014f6af">NRF24L01_CONFIG_REG_BIT_CRCO</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="memdesc:ga86c93150a41fc94e5c71dcb94014f6af"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRCO[2] bit in CONFIG register.  <a href="group__reg__bits.html#ga86c93150a41fc94e5c71dcb94014f6af">More...</a><br /></td></tr>
<tr class="separator:ga86c93150a41fc94e5c71dcb94014f6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa23d4f4f3baf923f14efaf6c4a81634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gaaa23d4f4f3baf923f14efaf6c4a81634">NRF24L01_CONFIG_REG_BIT_PWR_UP</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:gaaa23d4f4f3baf923f14efaf6c4a81634"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWR_UP[1] bit in CONFIG register.  <a href="group__reg__bits.html#gaaa23d4f4f3baf923f14efaf6c4a81634">More...</a><br /></td></tr>
<tr class="separator:gaaa23d4f4f3baf923f14efaf6c4a81634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8ba84687af61aa404bc4c55d8bea58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gaaa8ba84687af61aa404bc4c55d8bea58">NRF24L01_CONFIG_REG_BIT_PRIM_RX</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:gaaa8ba84687af61aa404bc4c55d8bea58"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRIM_RX[0] bit in CONFIG register.  <a href="group__reg__bits.html#gaaa8ba84687af61aa404bc4c55d8bea58">More...</a><br /></td></tr>
<tr class="separator:gaaa8ba84687af61aa404bc4c55d8bea58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf49029ffa1a2ebc51a1d701318734e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gacbf49029ffa1a2ebc51a1d701318734e">NRF24L01_EN_AA_REG_BIT_ENAA_P5</a>&#160;&#160;&#160;(uint8_t)0x20</td></tr>
<tr class="memdesc:gacbf49029ffa1a2ebc51a1d701318734e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains enable bits for Enhanced ShockBurst™ on each RX pipe.  <a href="group__reg__bits.html#gacbf49029ffa1a2ebc51a1d701318734e">More...</a><br /></td></tr>
<tr class="separator:gacbf49029ffa1a2ebc51a1d701318734e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f955ff7e6783511cef35bcafb90ef2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga1f955ff7e6783511cef35bcafb90ef2c">NRF24L01_EN_AA_REG_BIT_ENAA_P4</a>&#160;&#160;&#160;(uint8_t)0x10</td></tr>
<tr class="memdesc:ga1f955ff7e6783511cef35bcafb90ef2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENAA_P4[4] bit in EN_AA register.  <a href="group__reg__bits.html#ga1f955ff7e6783511cef35bcafb90ef2c">More...</a><br /></td></tr>
<tr class="separator:ga1f955ff7e6783511cef35bcafb90ef2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd053e5d74243e0631e0c7c2d490cfa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gabd053e5d74243e0631e0c7c2d490cfa4">NRF24L01_EN_AA_REG_BIT_ENAA_P3</a>&#160;&#160;&#160;(uint8_t)0x08</td></tr>
<tr class="memdesc:gabd053e5d74243e0631e0c7c2d490cfa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENAA_P3[3] bit in EN_AA register.  <a href="group__reg__bits.html#gabd053e5d74243e0631e0c7c2d490cfa4">More...</a><br /></td></tr>
<tr class="separator:gabd053e5d74243e0631e0c7c2d490cfa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69624aff4d39f013e27d2de3f0570c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga69624aff4d39f013e27d2de3f0570c96">NRF24L01_EN_AA_REG_BIT_ENAA_P2</a>&#160;&#160;&#160;(uint8_t)0x04</td></tr>
<tr class="memdesc:ga69624aff4d39f013e27d2de3f0570c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENAA_P2[2] bit in EN_AA register.  <a href="group__reg__bits.html#ga69624aff4d39f013e27d2de3f0570c96">More...</a><br /></td></tr>
<tr class="separator:ga69624aff4d39f013e27d2de3f0570c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0b5a0edf62ea3223e1a7c442155a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#ga4b0b5a0edf62ea3223e1a7c442155a64">NRF24L01_EN_AA_REG_BIT_ENAA_P1</a>&#160;&#160;&#160;(uint8_t)0x02</td></tr>
<tr class="memdesc:ga4b0b5a0edf62ea3223e1a7c442155a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENAA_P1[1] bit in EN_AA register.  <a href="group__reg__bits.html#ga4b0b5a0edf62ea3223e1a7c442155a64">More...</a><br /></td></tr>
<tr class="separator:ga4b0b5a0edf62ea3223e1a7c442155a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b508cebf1521e07d4a03657443bf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__reg__bits.html#gac2b508cebf1521e07d4a03657443bf9f">NRF24L01_EN_AA_REG_BIT_ENAA_P0</a>&#160;&#160;&#160;(uint8_t)0x01</td></tr>
<tr class="memdesc:gac2b508cebf1521e07d4a03657443bf9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENAA_P0[0] bit in EN_AA register.  <a href="group__reg__bits.html#gac2b508cebf1521e07d4a03657443bf9f">More...</a><br /></td></tr>
<tr class="separator:gac2b508cebf1521e07d4a03657443bf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><br  />
</p>
<p><br  />
 </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga86c93150a41fc94e5c71dcb94014f6af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86c93150a41fc94e5c71dcb94014f6af">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_CRCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_CRCO&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRCO[2] bit in CONFIG register. </p>

</div>
</div>
<a id="gab47cc5e8cbc0ab4ce27d17922243c53d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab47cc5e8cbc0ab4ce27d17922243c53d">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_EN_CRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_EN_CRC&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_CRC[3] bit in CONFIG register. </p>

</div>
</div>
<a id="ga5583dfd06a0bf72e08fa6d70fbf5bec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5583dfd06a0bf72e08fa6d70fbf5bec2">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_MASK_MAX_RT&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAX_RT[4] bit in CONFIG register. </p>

</div>
</div>
<a id="gaf07a996a70a3bee7953b416d1a32b002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf07a996a70a3bee7953b416d1a32b002">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_MASK_RX_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_MASK_RX_DR&#160;&#160;&#160;(uint8_t)0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Contains IRQ masks, CRC options, and operating mode controls. </p>
<h1><a class="anchor" id="config_bits"></a>
Configuration Register (CONFIG)</h1>
<p><a href="nRF24L01_product_specifications.pdf#page=53&amp;search=%22CONFIG%22">View in datasheet</a> RX_DR[6] bit in CONFIG register </p>

</div>
</div>
<a id="gaf4f3994a6d6ab185a8924c6abf8eaa9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4f3994a6d6ab185a8924c6abf8eaa9e">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_MASK_TX_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_MASK_TX_DS&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX_DS[5] bit in CONFIG register. </p>

</div>
</div>
<a id="gaaa8ba84687af61aa404bc4c55d8bea58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8ba84687af61aa404bc4c55d8bea58">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_PRIM_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_PRIM_RX&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRIM_RX[0] bit in CONFIG register. </p>

</div>
</div>
<a id="gaaa23d4f4f3baf923f14efaf6c4a81634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa23d4f4f3baf923f14efaf6c4a81634">&#9670;&nbsp;</a></span>NRF24L01_CONFIG_REG_BIT_PWR_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_CONFIG_REG_BIT_PWR_UP&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWR_UP[1] bit in CONFIG register. </p>

</div>
</div>
<a id="gac2b508cebf1521e07d4a03657443bf9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2b508cebf1521e07d4a03657443bf9f">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P0&#160;&#160;&#160;(uint8_t)0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENAA_P0[0] bit in EN_AA register. </p>

</div>
</div>
<a id="ga4b0b5a0edf62ea3223e1a7c442155a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b0b5a0edf62ea3223e1a7c442155a64">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P1&#160;&#160;&#160;(uint8_t)0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENAA_P1[1] bit in EN_AA register. </p>

</div>
</div>
<a id="ga69624aff4d39f013e27d2de3f0570c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69624aff4d39f013e27d2de3f0570c96">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P2&#160;&#160;&#160;(uint8_t)0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENAA_P2[2] bit in EN_AA register. </p>

</div>
</div>
<a id="gabd053e5d74243e0631e0c7c2d490cfa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd053e5d74243e0631e0c7c2d490cfa4">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P3&#160;&#160;&#160;(uint8_t)0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENAA_P3[3] bit in EN_AA register. </p>

</div>
</div>
<a id="ga1f955ff7e6783511cef35bcafb90ef2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f955ff7e6783511cef35bcafb90ef2c">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P4&#160;&#160;&#160;(uint8_t)0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENAA_P4[4] bit in EN_AA register. </p>

</div>
</div>
<a id="gacbf49029ffa1a2ebc51a1d701318734e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbf49029ffa1a2ebc51a1d701318734e">&#9670;&nbsp;</a></span>NRF24L01_EN_AA_REG_BIT_ENAA_P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF24L01_EN_AA_REG_BIT_ENAA_P5&#160;&#160;&#160;(uint8_t)0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Contains enable bits for Enhanced ShockBurst™ on each RX pipe. </p>
<h1><a class="anchor" id="en_aa_bits"></a>
Enhanced ShockBurst™ Enable Register (EN_AA)</h1>
<p><a href="nRF24L01_product_specifications.pdf#page=53&amp;search=%22EN_AA%22">View in datasheet</a> ENAA_P5[5] bit in EN_AA register </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
