#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe22820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe229b0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xe34c80 .functor NOT 1, L_0xe61740, C4<0>, C4<0>, C4<0>;
L_0xe60ff0 .functor XOR 5, L_0xe61450, L_0xe614f0, C4<00000>, C4<00000>;
L_0xe61630 .functor XOR 5, L_0xe60ff0, L_0xe61590, C4<00000>, C4<00000>;
v0xe5d6c0_0 .net *"_ivl_10", 4 0, L_0xe61590;  1 drivers
v0xe5d7c0_0 .net *"_ivl_12", 4 0, L_0xe61630;  1 drivers
v0xe5d8a0_0 .net *"_ivl_2", 4 0, L_0xe613b0;  1 drivers
v0xe5d960_0 .net *"_ivl_4", 4 0, L_0xe61450;  1 drivers
v0xe5da40_0 .net *"_ivl_6", 4 0, L_0xe614f0;  1 drivers
v0xe5db70_0 .net *"_ivl_8", 4 0, L_0xe60ff0;  1 drivers
v0xe5dc50_0 .var "clk", 0 0;
v0xe5dcf0_0 .net "in", 0 0, v0xe5b0b0_0;  1 drivers
v0xe5dd90_0 .net "next_state_dut", 3 0, L_0xe60c60;  1 drivers
v0xe5de30_0 .net "next_state_ref", 3 0, L_0xe5f330;  1 drivers
v0xe5ded0_0 .net "out_dut", 0 0, L_0xe61240;  1 drivers
v0xe5dfa0_0 .net "out_ref", 0 0, L_0xe5f770;  1 drivers
v0xe5e070_0 .net "state", 3 0, v0xe5b250_0;  1 drivers
v0xe5e110_0 .var/2u "stats1", 223 0;
v0xe5e1b0_0 .var/2u "strobe", 0 0;
v0xe5e270_0 .net "tb_match", 0 0, L_0xe61740;  1 drivers
v0xe5e340_0 .net "tb_mismatch", 0 0, L_0xe34c80;  1 drivers
L_0xe613b0 .concat [ 1 4 0 0], L_0xe5f770, L_0xe5f330;
L_0xe61450 .concat [ 1 4 0 0], L_0xe5f770, L_0xe5f330;
L_0xe614f0 .concat [ 1 4 0 0], L_0xe61240, L_0xe60c60;
L_0xe61590 .concat [ 1 4 0 0], L_0xe5f770, L_0xe5f330;
L_0xe61740 .cmp/eeq 5, L_0xe613b0, L_0xe61630;
S_0xe22b40 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xe229b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0xe0ed50 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xe0ed90 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xe0edd0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xe0ee10 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0xe0cf80 .functor OR 1, L_0xe5e540, L_0xe5e5e0, C4<0>, C4<0>;
L_0xe234f0 .functor NOT 1, v0xe5b0b0_0, C4<0>, C4<0>, C4<0>;
L_0xe36db0 .functor AND 1, L_0xe0cf80, L_0xe234f0, C4<1>, C4<1>;
L_0xe5e9a0 .functor OR 1, L_0xe5e830, L_0xe5e8d0, C4<0>, C4<0>;
L_0xe5ecc0 .functor OR 1, L_0xe5e9a0, L_0xe5eb10, C4<0>, C4<0>;
L_0xe5edd0 .functor AND 1, L_0xe5ecc0, v0xe5b0b0_0, C4<1>, C4<1>;
L_0xe5f050 .functor OR 1, L_0xe5eed0, L_0xe5efb0, C4<0>, C4<0>;
L_0xe5f160 .functor NOT 1, v0xe5b0b0_0, C4<0>, C4<0>, C4<0>;
L_0xe5f220 .functor AND 1, L_0xe5f050, L_0xe5f160, C4<1>, C4<1>;
L_0xe5f600 .functor AND 1, L_0xe5f560, v0xe5b0b0_0, C4<1>, C4<1>;
v0xe34df0_0 .net *"_ivl_10", 0 0, L_0xe36db0;  1 drivers
v0xe34e90_0 .net *"_ivl_15", 0 0, L_0xe5e830;  1 drivers
v0xe0d090_0 .net *"_ivl_17", 0 0, L_0xe5e8d0;  1 drivers
v0xe0d160_0 .net *"_ivl_18", 0 0, L_0xe5e9a0;  1 drivers
v0xe59b30_0 .net *"_ivl_21", 0 0, L_0xe5eb10;  1 drivers
v0xe59c60_0 .net *"_ivl_22", 0 0, L_0xe5ecc0;  1 drivers
v0xe59d40_0 .net *"_ivl_24", 0 0, L_0xe5edd0;  1 drivers
v0xe59e20_0 .net *"_ivl_29", 0 0, L_0xe5eed0;  1 drivers
v0xe59f00_0 .net *"_ivl_3", 0 0, L_0xe5e540;  1 drivers
v0xe5a070_0 .net *"_ivl_31", 0 0, L_0xe5efb0;  1 drivers
v0xe5a150_0 .net *"_ivl_32", 0 0, L_0xe5f050;  1 drivers
v0xe5a230_0 .net *"_ivl_34", 0 0, L_0xe5f160;  1 drivers
v0xe5a310_0 .net *"_ivl_36", 0 0, L_0xe5f220;  1 drivers
v0xe5a3f0_0 .net *"_ivl_42", 0 0, L_0xe5f560;  1 drivers
v0xe5a4d0_0 .net *"_ivl_43", 0 0, L_0xe5f600;  1 drivers
v0xe5a5b0_0 .net *"_ivl_5", 0 0, L_0xe5e5e0;  1 drivers
v0xe5a690_0 .net *"_ivl_6", 0 0, L_0xe0cf80;  1 drivers
v0xe5a880_0 .net *"_ivl_8", 0 0, L_0xe234f0;  1 drivers
v0xe5a960_0 .net "in", 0 0, v0xe5b0b0_0;  alias, 1 drivers
v0xe5aa20_0 .net "next_state", 3 0, L_0xe5f330;  alias, 1 drivers
v0xe5ab00_0 .net "out", 0 0, L_0xe5f770;  alias, 1 drivers
v0xe5abc0_0 .net "state", 3 0, v0xe5b250_0;  alias, 1 drivers
L_0xe5e540 .part v0xe5b250_0, 0, 1;
L_0xe5e5e0 .part v0xe5b250_0, 2, 1;
L_0xe5e830 .part v0xe5b250_0, 0, 1;
L_0xe5e8d0 .part v0xe5b250_0, 1, 1;
L_0xe5eb10 .part v0xe5b250_0, 3, 1;
L_0xe5eed0 .part v0xe5b250_0, 1, 1;
L_0xe5efb0 .part v0xe5b250_0, 3, 1;
L_0xe5f330 .concat8 [ 1 1 1 1], L_0xe36db0, L_0xe5edd0, L_0xe5f220, L_0xe5f600;
L_0xe5f560 .part v0xe5b250_0, 2, 1;
L_0xe5f770 .part v0xe5b250_0, 3, 1;
S_0xe5ad20 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0xe229b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0xe5aef0_0 .net "clk", 0 0, v0xe5dc50_0;  1 drivers
v0xe5afd0_0 .var/2s "errored1", 31 0;
v0xe5b0b0_0 .var "in", 0 0;
v0xe5b1b0_0 .var/2s "onehot_error", 31 0;
v0xe5b250_0 .var "state", 3 0;
v0xe5b360_0 .net "tb_match", 0 0, L_0xe61740;  alias, 1 drivers
E_0xe1bfa0/0 .event negedge, v0xe5aef0_0;
E_0xe1bfa0/1 .event posedge, v0xe5aef0_0;
E_0xe1bfa0 .event/or E_0xe1bfa0/0, E_0xe1bfa0/1;
S_0xe5b4b0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xe229b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fdadac47018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe5f870 .functor XNOR 1, v0xe5b0b0_0, L_0x7fdadac47018, C4<0>, C4<0>;
L_0xe5fb30 .functor OR 1, L_0xe5f9f0, L_0xe5fa90, C4<0>, C4<0>;
L_0x7fdadac470a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe5fdd0 .functor XNOR 1, v0xe5b0b0_0, L_0x7fdadac470a8, C4<0>, C4<0>;
L_0xe60210 .functor OR 1, L_0xe5fe90, L_0xe5ff60, C4<0>, C4<0>;
L_0xe60430 .functor OR 1, L_0xe60210, L_0xe60350, C4<0>, C4<0>;
L_0x7fdadac47138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe60720 .functor XNOR 1, v0xe5b0b0_0, L_0x7fdadac47138, C4<0>, C4<0>;
L_0xe609b0 .functor OR 1, L_0xe60820, L_0xe60910, C4<0>, C4<0>;
L_0x7fdadac471c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe60e40 .functor XNOR 1, v0xe5b0b0_0, L_0x7fdadac471c8, C4<0>, C4<0>;
v0xe5b750_0 .net *"_ivl_11", 0 0, L_0xe5fb30;  1 drivers
L_0x7fdadac47060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe5b810_0 .net/2u *"_ivl_12", 0 0, L_0x7fdadac47060;  1 drivers
v0xe5b8f0_0 .net *"_ivl_14", 0 0, L_0xe5fc40;  1 drivers
v0xe5b9e0_0 .net/2u *"_ivl_18", 0 0, L_0x7fdadac470a8;  1 drivers
v0xe5bac0_0 .net/2u *"_ivl_2", 0 0, L_0x7fdadac47018;  1 drivers
v0xe5bbf0_0 .net *"_ivl_20", 0 0, L_0xe5fdd0;  1 drivers
L_0x7fdadac470f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe5bcb0_0 .net/2u *"_ivl_22", 0 0, L_0x7fdadac470f0;  1 drivers
v0xe5bd90_0 .net *"_ivl_25", 0 0, L_0xe5fe90;  1 drivers
v0xe5be70_0 .net *"_ivl_27", 0 0, L_0xe5ff60;  1 drivers
v0xe5bfe0_0 .net *"_ivl_29", 0 0, L_0xe60210;  1 drivers
v0xe5c0a0_0 .net *"_ivl_31", 0 0, L_0xe60350;  1 drivers
v0xe5c180_0 .net *"_ivl_33", 0 0, L_0xe60430;  1 drivers
v0xe5c240_0 .net *"_ivl_34", 0 0, L_0xe60540;  1 drivers
v0xe5c320_0 .net/2u *"_ivl_38", 0 0, L_0x7fdadac47138;  1 drivers
v0xe5c400_0 .net *"_ivl_4", 0 0, L_0xe5f870;  1 drivers
v0xe5c4c0_0 .net *"_ivl_40", 0 0, L_0xe60720;  1 drivers
v0xe5c580_0 .net *"_ivl_43", 0 0, L_0xe60820;  1 drivers
v0xe5c770_0 .net *"_ivl_45", 0 0, L_0xe60910;  1 drivers
v0xe5c850_0 .net *"_ivl_47", 0 0, L_0xe609b0;  1 drivers
L_0x7fdadac47180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe5c910_0 .net/2u *"_ivl_48", 0 0, L_0x7fdadac47180;  1 drivers
v0xe5c9f0_0 .net *"_ivl_50", 0 0, L_0xe60ac0;  1 drivers
v0xe5cad0_0 .net/2u *"_ivl_55", 0 0, L_0x7fdadac471c8;  1 drivers
v0xe5cbb0_0 .net *"_ivl_57", 0 0, L_0xe60e40;  1 drivers
L_0x7fdadac47210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe5cc70_0 .net/2u *"_ivl_59", 0 0, L_0x7fdadac47210;  1 drivers
v0xe5cd50_0 .net *"_ivl_62", 0 0, L_0xe60f50;  1 drivers
v0xe5ce30_0 .net *"_ivl_63", 0 0, L_0xe61060;  1 drivers
v0xe5cf10_0 .net *"_ivl_7", 0 0, L_0xe5f9f0;  1 drivers
v0xe5cff0_0 .net *"_ivl_9", 0 0, L_0xe5fa90;  1 drivers
v0xe5d0d0_0 .net "in", 0 0, v0xe5b0b0_0;  alias, 1 drivers
v0xe5d170_0 .net "next_state", 3 0, L_0xe60c60;  alias, 1 drivers
v0xe5d250_0 .net "out", 0 0, L_0xe61240;  alias, 1 drivers
v0xe5d310_0 .net "state", 3 0, v0xe5b250_0;  alias, 1 drivers
L_0xe5f9f0 .part v0xe5b250_0, 0, 1;
L_0xe5fa90 .part v0xe5b250_0, 2, 1;
L_0xe5fc40 .functor MUXZ 1, L_0x7fdadac47060, L_0xe5fb30, L_0xe5f870, C4<>;
L_0xe5fe90 .part v0xe5b250_0, 0, 1;
L_0xe5ff60 .part v0xe5b250_0, 1, 1;
L_0xe60350 .part v0xe5b250_0, 3, 1;
L_0xe60540 .functor MUXZ 1, L_0xe60430, L_0x7fdadac470f0, L_0xe5fdd0, C4<>;
L_0xe60820 .part v0xe5b250_0, 1, 1;
L_0xe60910 .part v0xe5b250_0, 3, 1;
L_0xe60ac0 .functor MUXZ 1, L_0x7fdadac47180, L_0xe609b0, L_0xe60720, C4<>;
L_0xe60c60 .concat8 [ 1 1 1 1], L_0xe5fc40, L_0xe60540, L_0xe60ac0, L_0xe61060;
L_0xe60f50 .part v0xe5b250_0, 2, 1;
L_0xe61060 .functor MUXZ 1, L_0xe60f50, L_0x7fdadac47210, L_0xe60e40, C4<>;
L_0xe61240 .part v0xe5b250_0, 3, 1;
S_0xe5d4a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xe229b0;
 .timescale -12 -12;
E_0xe1c260 .event anyedge, v0xe5e1b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe5e1b0_0;
    %nor/r;
    %assign/vec4 v0xe5e1b0_0, 0;
    %wait E_0xe1c260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe5ad20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe5afd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe5b1b0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xe5ad20;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe1bfa0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xe5b250_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xe5b0b0_0, 0;
    %load/vec4 v0xe5b360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe5b1b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe5b1b0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe5afd0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe1bfa0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xe5b250_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xe5b0b0_0, 0;
    %load/vec4 v0xe5b360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe5afd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe5afd0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xe5b1b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0xe5afd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0xe5b1b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xe5afd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xe229b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe5dc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe5e1b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe229b0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xe5dc50_0;
    %inv;
    %store/vec4 v0xe5dc50_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xe229b0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe5aef0_0, v0xe5e340_0, v0xe5dcf0_0, v0xe5e070_0, v0xe5de30_0, v0xe5dd90_0, v0xe5dfa0_0, v0xe5ded0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe229b0;
T_6 ;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xe229b0;
T_7 ;
    %wait E_0xe1bfa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe5e110_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe5e110_0, 4, 32;
    %load/vec4 v0xe5e270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe5e110_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe5e110_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe5e110_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xe5de30_0;
    %load/vec4 v0xe5de30_0;
    %load/vec4 v0xe5dd90_0;
    %xor;
    %load/vec4 v0xe5de30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe5e110_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe5e110_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xe5dfa0_0;
    %load/vec4 v0xe5dfa0_0;
    %load/vec4 v0xe5ded0_0;
    %xor;
    %load/vec4 v0xe5dfa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe5e110_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xe5e110_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe5e110_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/fsm3onehot/iter0/response33/top_module.sv";
