#define MIDR    ee100f10 // Main ID Register
#define SCTLR   ee110f10 // System ConTroL Registers
#define SCR     ee110f11 // Secure Configuration Register

#define CNTFRQ  ee1e0f10 // CouNTer FReQuency register

#define HCR     ee910f11 // Hyp Configuration Register

#define ID_PFR0 ee100f11 // Processor Feature Register 0
#define ID_PFR1 ee100f31 // Processor Feature Register 1

#define NSACR   ee110f51 // Non-Secure Access Control Register

#define PMCCNTR ee190f1d // Performance Monitors Cycle CouNT Register

#define VBAR    ee1c0f10 // Vector Base Address Register
