
*** Running vivado
    with args -log system_ad7606_sample_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ad7606_sample_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_ad7606_sample_0_0.tcl -notrace
Command: synth_design -top system_ad7606_sample_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 416.480 ; gain = 103.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_ad7606_sample_0_0' [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/synth/system_ad7606_sample_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ad7606_sample_v1_0' [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/hdl/ad7606_sample_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad7606_sample_v1_0_S00_AXI' [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/hdl/ad7606_sample_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/hdl/ad7606_sample_v1_0_S00_AXI.v:272]
INFO: [Synth 8-226] default block is never used [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/hdl/ad7606_sample_v1_0_S00_AXI.v:415]
INFO: [Synth 8-638] synthesizing module 'ad7606_sample' [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_SAMPLE bound to: 1 - type: integer 
	Parameter S_SAMP_WAIT bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:33]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:34]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:35]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:38]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:42]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:43]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:48]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:49]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:50]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:51]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:52]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:53]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:54]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:69]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:71]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:73]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:74]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:84]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:94]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:96]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:98]
INFO: [Synth 8-638] synthesizing module 'afifo' [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/src/afifo_1/synth/afifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1020 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/src/afifo_1/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/src/afifo_1/synth/afifo.vhd:545]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (1#1) [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (7#1) [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'afifo' (23#1) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/src/afifo_1/synth/afifo.vhd:75]
WARNING: [Synth 8-689] width (32) of port connection 'din' does not match port width (64) of module 'afifo' [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:329]
WARNING: [Synth 8-689] width (32) of port connection 'dout' does not match port width (64) of module 'afifo' [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:332]
INFO: [Synth 8-638] synthesizing module 'ad7606_if' [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:30]
	Parameter IDLE bound to: 4'b0000 
	Parameter AD_CONV bound to: 4'b0001 
	Parameter Wait_1 bound to: 4'b0010 
	Parameter Wait_busy bound to: 4'b0011 
	Parameter READ_CH1 bound to: 4'b0100 
	Parameter READ_CH2 bound to: 4'b0101 
	Parameter READ_CH3 bound to: 4'b0110 
	Parameter READ_CH4 bound to: 4'b0111 
	Parameter READ_CH5 bound to: 4'b1000 
	Parameter READ_CH6 bound to: 4'b1001 
	Parameter READ_CH7 bound to: 4'b1010 
	Parameter READ_CH8 bound to: 4'b1011 
	Parameter READ_DONE bound to: 4'b1100 
	Parameter cycle bound to: 443 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:37]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:38]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:39]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:42]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:43]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:51]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:52]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:57]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:58]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:62]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:86]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:88]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:132]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:378]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:379]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:384]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:385]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:387]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:388]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:400]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:401]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:409]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:410]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:418]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:419]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:475]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:476]
WARNING: [Synth 8-6014] Unused sequential element begin_moment_ch3_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:551]
WARNING: [Synth 8-6014] Unused sequential element start_last_flag_ch3_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:573]
WARNING: [Synth 8-6014] Unused sequential element end_moment_ch3_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:581]
WARNING: [Synth 8-6014] Unused sequential element begin_moment_ch4_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:587]
WARNING: [Synth 8-6014] Unused sequential element start_last_flag_ch4_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:609]
WARNING: [Synth 8-6014] Unused sequential element end_moment_ch4_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:617]
WARNING: [Synth 8-6014] Unused sequential element begin_moment_ch5_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:623]
WARNING: [Synth 8-6014] Unused sequential element start_last_flag_ch5_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:645]
WARNING: [Synth 8-6014] Unused sequential element end_moment_ch5_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:653]
WARNING: [Synth 8-6014] Unused sequential element begin_moment_ch6_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:659]
WARNING: [Synth 8-6014] Unused sequential element start_last_flag_ch6_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:682]
WARNING: [Synth 8-6014] Unused sequential element end_moment_ch6_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:690]
WARNING: [Synth 8-6014] Unused sequential element start_last_flag_ch7_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:718]
WARNING: [Synth 8-6014] Unused sequential element end_moment_ch7_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:726]
WARNING: [Synth 8-6014] Unused sequential element testflag_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:735]
WARNING: [Synth 8-6014] Unused sequential element start_last_flag_ch8_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:763]
WARNING: [Synth 8-6014] Unused sequential element end_moment_ch8_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:771]
WARNING: [Synth 8-3848] Net validflag in module/entity ad7606_if does not have driver. [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:60]
WARNING: [Synth 8-3848] Net ch1_data_valid in module/entity ad7606_if does not have driver. [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:64]
WARNING: [Synth 8-3848] Net ch2_data_valid in module/entity ad7606_if does not have driver. [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:65]
WARNING: [Synth 8-3848] Net ch3_data_valid in module/entity ad7606_if does not have driver. [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:66]
WARNING: [Synth 8-3848] Net ch4_data_valid in module/entity ad7606_if does not have driver. [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:67]
WARNING: [Synth 8-3848] Net ch5_data_valid in module/entity ad7606_if does not have driver. [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:68]
WARNING: [Synth 8-3848] Net ch6_data_valid in module/entity ad7606_if does not have driver. [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:69]
WARNING: [Synth 8-3848] Net ch7_data_valid in module/entity ad7606_if does not have driver. [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:70]
WARNING: [Synth 8-3848] Net ch8_data_valid in module/entity ad7606_if does not have driver. [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:71]
INFO: [Synth 8-256] done synthesizing module 'ad7606_if' (24#1) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:30]
WARNING: [Synth 8-350] instance 'ad7606_if_m0' of module 'ad7606_if' requires 36 connections, but only 27 given [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:340]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'afifo_inst'. This will prevent further optimization [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:324]
WARNING: [Synth 8-6014] Unused sequential element test_buf_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:457]
WARNING: [Synth 8-5788] Register st_clr_reg in module ad7606_sample is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:178]
INFO: [Synth 8-256] done synthesizing module 'ad7606_sample' (25#1) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_sample.v:29]
INFO: [Synth 8-256] done synthesizing module 'ad7606_sample_v1_0_S00_AXI' (26#1) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/hdl/ad7606_sample_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'ad7606_sample_v1_0' (27#1) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/hdl/ad7606_sample_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_ad7606_sample_0_0' (28#1) [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/synth/system_ad7606_sample_0_0.v:57]
WARNING: [Synth 8-3331] design ad7606_if has unconnected port validflag
WARNING: [Synth 8-3331] design ad7606_if has unconnected port ch1_data_valid
WARNING: [Synth 8-3331] design ad7606_if has unconnected port ch2_data_valid
WARNING: [Synth 8-3331] design ad7606_if has unconnected port ch3_data_valid
WARNING: [Synth 8-3331] design ad7606_if has unconnected port ch4_data_valid
WARNING: [Synth 8-3331] design ad7606_if has unconnected port ch5_data_valid
WARNING: [Synth 8-3331] design ad7606_if has unconnected port ch6_data_valid
WARNING: [Synth 8-3331] design ad7606_if has unconnected port ch7_data_valid
WARNING: [Synth 8-3331] design ad7606_if has unconnected port ch8_data_valid
WARNING: [Synth 8-3331] design wr_dc_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[9]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[9]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[9]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_dc_as has unconnected port SRST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[9]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[8]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[7]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[6]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 566.418 ; gain = 253.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 566.418 ; gain = 253.910
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/src/afifo_1/afifo.xdc] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0'
Finished Parsing XDC File [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/src/afifo_1/afifo.xdc] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0'
Parsing XDC File [E:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.runs/system_ad7606_sample_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.runs/system_ad7606_sample_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.runs/system_ad7606_sample_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_ad7606_sample_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_ad7606_sample_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/src/afifo_1/afifo_clocks.xdc] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0'
Finished Parsing XDC File [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/src/afifo_1/afifo_clocks.xdc] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_ad7606_sample_0_0/src/afifo_1/afifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_ad7606_sample_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_ad7606_sample_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_ad7606_sample_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_ad7606_sample_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_ad7606_sample_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_ad7606_sample_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_ad7606_sample_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_ad7606_sample_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 837.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 837.355 ; gain = 524.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 837.355 ; gain = 524.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0. (constraint file  E:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.runs/system_ad7606_sample_0_0_synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 837.355 ; gain = 524.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ad_ch3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad_convstab" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rst_cnt_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:110]
INFO: [Synth 8-5544] ROM "wait_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sample_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adc_buf_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 837.355 ; gain = 524.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 58    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 31    
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 17    
	               10 Bit    Registers := 15    
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 33    
+---Multipliers : 
	                24x24  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 16    
	  15 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ad7606_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                24x24  Multipliers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	  14 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
Module ad7606_sample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ad7606_sample_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rst_cnt_reg was removed.  [e:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ipshared/b2b4/src/ad7606_if.v:110]
DSP Report: Generating DSP begin_moment_ch10, operation Mode is: A*(B:0x1bb).
DSP Report: operator begin_moment_ch10 is absorbed into DSP begin_moment_ch10.
INFO: [Synth 8-5546] ROM "adc_buf_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ad7606_sample_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ad7606_sample_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/ad7606_sample_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_ad7606_sample_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ad7606_sample_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_ad7606_sample_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ad7606_sample_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_ad7606_sample_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ad7606_sample_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_ad7606_sample_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ad7606_sample_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_ad7606_sample_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ad7606_sample_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_ad7606_sample_0_0.
WARNING: [Synth 8-3332] Sequential element (dma_len_d0_reg[31]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_d0_reg[30]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_d0_reg[29]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_d1_reg[31]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_d1_reg[30]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_d1_reg[29]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_d2_reg[31]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_d2_reg[30]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_d2_reg[29]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_reg[31]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_reg[30]) is unused and will be removed from module ad7606_sample.
WARNING: [Synth 8-3332] Sequential element (dma_len_reg[29]) is unused and will be removed from module ad7606_sample.
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[24]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[25]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[27]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[28]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[29]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[30]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst /ad7606_if_m0/\data_buf_ch6_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[24]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[25]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[27]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[28]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[29]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[30]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch5_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst /ad7606_if_m0/\data_buf_ch5_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[24]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[26]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[27]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[28]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[29]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[30]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst /ad7606_if_m0/\data_buf_ch4_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[24]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[26]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[27]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[28]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[29]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[30]' (FDCE) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst /ad7606_if_m0/\data_buf_ch3_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_backup_reg[24]' (FDC) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch4_backup_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_backup_reg[24]' (FDC) to 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/data_buf_ch6_backup_reg[26]'
WARNING: [Synth 8-3332] Sequential element (ad_ch1_pre_reg[1]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch1_pre_reg[0]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch2_pre_reg[1]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch2_pre_reg[0]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch3_pre_reg[1]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch3_pre_reg[0]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch3_reg[31]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch4_pre_reg[1]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch4_pre_reg[0]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch4_reg[31]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch5_pre_reg[1]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch5_pre_reg[0]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch5_reg[31]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch6_pre_reg[1]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch6_pre_reg[0]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch6_reg[31]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch7_pre_reg[1]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch7_pre_reg[0]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch8_pre_reg[1]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (ad_ch8_pre_reg[0]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch3_backup_reg[31]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch3_backup_reg[30]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch3_backup_reg[29]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch3_backup_reg[28]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch3_backup_reg[27]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch3_backup_reg[26]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch3_backup_reg[24]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch4_backup_reg[31]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch4_backup_reg[30]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch4_backup_reg[29]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch4_backup_reg[28]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch4_backup_reg[27]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch4_backup_reg[26]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch5_backup_reg[31]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch5_backup_reg[30]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch5_backup_reg[29]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch5_backup_reg[28]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch5_backup_reg[27]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch5_backup_reg[25]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch5_backup_reg[24]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch6_backup_reg[31]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch6_backup_reg[30]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch6_backup_reg[29]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch6_backup_reg[28]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch6_backup_reg[27]) is unused and will be removed from module ad7606_if.
WARNING: [Synth 8-3332] Sequential element (data_buf_ch6_backup_reg[25]) is unused and will be removed from module ad7606_if.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 837.355 ; gain = 524.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives                    | 
+-----------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------------------------+
|\inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst /afifo_inst/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 1 K x 64             | RAM64X1D x 16  RAM64M x 336   | 
+-----------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ad7606_if   | A*(B:0x1bb) | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 888.930 ; gain = 576.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 890.629 ; gain = 578.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives                    | 
+-----------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------------------------+
|\inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst /afifo_inst/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 1 K x 64             | RAM64X1D x 16  RAM64M x 336   | 
+-----------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 916.406 ; gain = 603.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin data_valid_ch1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin data_valid_ch2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin adc_buf_wr_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 916.406 ; gain = 603.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 916.406 ; gain = 603.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 916.406 ; gain = 603.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 916.406 ; gain = 603.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 916.406 ; gain = 603.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 916.406 ; gain = 603.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   116|
|2     |DSP48E1  |     1|
|3     |LUT1     |   175|
|4     |LUT2     |   307|
|5     |LUT3     |    53|
|6     |LUT4     |   105|
|7     |LUT5     |    36|
|8     |LUT6     |   536|
|9     |MUXCY    |    20|
|10    |MUXF7    |   128|
|11    |MUXF8    |    64|
|12    |RAM64M   |   336|
|13    |RAM64X1D |    16|
|14    |FDCE     |  1100|
|15    |FDPE     |    17|
|16    |FDRE     |   577|
|17    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------+-----------------------------+------+
|      |Instance                                                                                     |Module                       |Cells |
+------+---------------------------------------------------------------------------------------------+-----------------------------+------+
|1     |top                                                                                          |                             |  3591|
|2     |  inst                                                                                       |ad7606_sample_v1_0           |  3591|
|3     |    ad7606_sample_v1_0_S00_AXI_inst                                                          |ad7606_sample_v1_0_S00_AXI   |  3591|
|4     |      sample_inst                                                                            |ad7606_sample                |  3356|
|5     |        afifo_inst                                                                           |afifo                        |  1238|
|6     |          U0                                                                                 |fifo_generator_v13_2_1       |  1238|
|7     |            inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth |  1238|
|8     |              \gconvfifo.rf                                                                  |fifo_generator_top           |  1238|
|9     |                \grf.rf                                                                      |fifo_generator_ramfifo       |  1238|
|10    |                  \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                  |   140|
|11    |                    wr_pntr_cdc_inst                                                         |xpm_cdc_gray__1              |    60|
|12    |                    rd_pntr_cdc_inst                                                         |xpm_cdc_gray                 |    60|
|13    |                  \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                     |   102|
|14    |                    \gras.grdc1.rdc                                                          |rd_dc_as                     |    13|
|15    |                    \gras.rsts                                                               |rd_status_flags_as           |    14|
|16    |                      c0                                                                     |compare_1                    |     6|
|17    |                      c1                                                                     |compare_2                    |     5|
|18    |                    rpntr                                                                    |rd_bin_cntr                  |    75|
|19    |                  \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                     |   104|
|20    |                    \gwas.gwdc0.wdc                                                          |wr_dc_as                     |    13|
|21    |                    \gwas.wsts                                                               |wr_status_flags_as           |    14|
|22    |                      c1                                                                     |compare                      |     5|
|23    |                      c2                                                                     |compare_0                    |     6|
|24    |                    wpntr                                                                    |wr_bin_cntr                  |    77|
|25    |                  \gntv_or_sync_fifo.mem                                                     |memory                       |   864|
|26    |                    \gdm.dm_gen.dm                                                           |dmem                         |   864|
|27    |                  rstblk                                                                     |reset_blk_ramfifo            |    28|
|28    |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__1         |     2|
|29    |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst            |     2|
|30    |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__1            |     4|
|31    |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single               |     4|
|32    |        ad7606_if_m0                                                                         |ad7606_if                    |  1439|
+------+---------------------------------------------------------------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 916.406 ; gain = 603.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 552 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 916.406 ; gain = 332.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 916.406 ; gain = 603.898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 681 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Software/V2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 360 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 336 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 191 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1324.922 ; gain = 1023.887
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'E:/Shuai666/IP_test/CH22_AXI_DMA_PL2PS_oooook1029/Miz_sys/Miz_sys.runs/system_ad7606_sample_0_0_synth_1/system_ad7606_sample_0_0.dcp' has been generated.
