FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/* Freescale QUICC Engine HDLC Device Driver
 *
 * Copyright 2014 Freescale Semiconductor Inc.
 */

#ifndef _UCC_HDLC_H_
/* bench 832.0.0 3902b9450ef3 */
/* bench 832.0.1 a252393c470e */
/* bench 832.0.2 98936c81798c */
/* bench 832.0.3 6015d4a09fa1 */
/* bench 3272.3.0 b1ad4d7d0abb */
/* bench 3272.3.1 e92a42ba738e */
/* bench 3272.3.2 eef2fdecaa67 */
/* bench 3272.3.3 d9d169d17657 */
/* bench 832.0.6 689158774598 */
/* bench 832.0.7 d5bed17a3e59 */
/* bench 832.0.8 f96439a9cf1c */
/* bench 832.0.9 212d56034967 */
/* bench 832.0.10 65d7be371cfb */
#define _UCC_HDLC_H_

#include <linux/kernel.h>
#include <linux/list.h>

#include <soc/fsl/qe/immap_qe.h>
#include <soc/fsl/qe/qe.h>

#include <soc/fsl/qe/ucc.h>
#include <soc/fsl/qe/ucc_fast.h>

/* UCC HDLC event register */
#define UCCE_HDLC_RX_EVENTS	\
(UCC_HDLC_UCCE_RXF | UCC_HDLC_UCCE_RXB | UCC_HDLC_UCCE_BSY)
#define UCCE_HDLC_TX_EVENTS	(UCC_HDLC_UCCE_TXB | UCC_HDLC_UCCE_TXE)

struct ucc_hdlc_param {
	__be16 riptr;
	__be16 tiptr;
/* bench 7639.4.0 552495082b3f */
/* bench 7639.4.1 9c847eef1c3b */
/* bench 7639.4.2 a97195d09f86 */
/* bench 7639.4.3 347651a715f2 */
/* bench 7639.4.4 c95c10cf0552 */
/* bench 7639.4.5 008855e405c4 */
	__be16 mrblr;
	__be32 rstate;
	__be32 rbase;
	__be16 rbdstat;
	__be16 rbdlen;
	__be32 rdptr;
	__be32 tstate;
	__be32 tbase;
	__be16 tbdstat;
	__be16 tbdlen;
	__be32 tdptr;
	__be32 rbptr;
	__be32 tbptr;
	__be32 rcrc;
	__be32 res1;
	__be32 tcrc;
	__be32 res2;
	__be32 res3;
	__be32 c_mask;
	__be32 c_pres;
	__be16 disfc;
	__be16 crcec;
	__be16 abtsc;
	__be16 nmarc;
	__be32 max_cnt;
	__be16 mflr;
	__be16 rfthr;
	__be16 rfcnt;
	__be16 hmask;
/* bench 6637.3.0 399705869b80 */
/* bench 6637.3.1 324d39968cbb */
/* bench 6637.3.2 972d3361b978 */
/* bench 6637.3.3 9ab454764560 */
/* bench 6637.3.4 d18601a8113f */
/* bench 6637.3.5 bfd99a66b5c6 */
	__be16 haddr4;
	__be16 ts_tmp;
	__be16 tmp_mb;
};

struct ucc_hdlc_private {
	struct ucc_tdm	*utdm;
	struct ucc_tdm_info *ut_info;
	struct ucc_fast_private *uccf;
	struct device *dev;
	struct net_device *ndev;
	struct napi_struct napi;
	struct ucc_fast __iomem *uf_regs;	/* UCC Fast registers */
	struct ucc_hdlc_param __iomem *ucc_pram;
	u16 tsa;
	bool hdlc_busy;
	bool loopback;
	bool hdlc_bus;

	u8 *tx_buffer;
	u8 *rx_buffer;
	dma_addr_t dma_tx_addr;
	dma_addr_t dma_rx_addr;

	struct qe_bd *tx_bd_base;
	struct qe_bd *rx_bd_base;
	dma_addr_t dma_tx_bd;
	dma_addr_t dma_rx_bd;
	struct qe_bd *curtx_bd;
	struct qe_bd *currx_bd;
	struct qe_bd *dirty_tx;
	u16 currx_bdnum;

	struct sk_buff **tx_skbuff;
	struct sk_buff **rx_skbuff;
	u16 skb_curtx;
/* bench 8238.3.0 11c64f8b8d91 */
/* bench 8238.3.1 e4c2d7dcde5f */
/* bench 8238.3.2 7eadacf1d6a0 */
/* bench 8238.3.3 bb393c2a2d8b */
/* bench 14144.2.0 5c18eb24dc49 */
/* bench 14144.2.1 89fc26cd3f29 */
/* bench 14144.2.2 d39154c11980 */
/* bench 14144.2.3 866487f07281 */
/* bench 14144.2.4 f7fae761491f */
/* bench 14144.2.5 eb4514711160 */
/* bench 14144.2.6 4e3d89eb131b */
/* bench 14144.2.7 03d92923fa14 */
/* bench 14144.2.8 780cf891a9e9 */
/* bench 14144.2.9 e63add169da3 */
/* bench 14144.2.10 41571309f669 */
/* bench 14144.2.11 c144565e8b7c */
/* bench 8238.3.4 5229139e1e6b */
/* bench 8238.3.5 d272b9117f71 */
/* bench 8238.3.6 e3bd676294bd */
/* bench 8238.3.7 76312a40e1e7 */
/* bench 8238.3.8 44a16ceec0ff */
	u16 skb_currx;
	unsigned short skb_dirtytx;

	unsigned short tx_ring_size;
	unsigned short rx_ring_size;
	s32 ucc_pram_offset;

	unsigned short encoding;
	unsigned short parity;
	unsigned short hmask;
	u32 clocking;
	spinlock_t lock;	/* lock for Tx BD and Tx buffer */
#ifdef CONFIG_PM
	struct ucc_hdlc_param *ucc_pram_bak;
	u32 gumr;
	u8 guemr;
	u32 cmxsi1cr_l, cmxsi1cr_h;
	u32 cmxsi1syr;
	u32 cmxucr[4];
#endif
};

#define TX_BD_RING_LEN	0x10
#define RX_BD_RING_LEN	0x20
#define RX_CLEAN_MAX	0x10
#define NUM_OF_BUF	4
#define MAX_RX_BUF_LENGTH	(48 * 0x20)
#define MAX_FRAME_LENGTH	(MAX_RX_BUF_LENGTH + 8)
#define ALIGNMENT_OF_UCC_HDLC_PRAM	64
#define SI_BANK_SIZE	128
#define MAX_HDLC_NUM	4
#define HDLC_HEAD_LEN	2
#define HDLC_CRC_SIZE	2
#define TX_RING_MOD_MASK(size) (size - 1)
#define RX_RING_MOD_MASK(size) (size - 1)

#define HDLC_HEAD_MASK		0x0000
#define DEFAULT_HDLC_HEAD	0xff44
#define DEFAULT_ADDR_MASK	0x00ff
#define DEFAULT_HDLC_ADDR	0x00ff

#define BMR_GBL			0x20000000
#define BMR_BIG_ENDIAN		0x10000000
#define CRC_16BIT_MASK		0x0000F0B8
#define CRC_16BIT_PRES		0x0000FFFF
#define DEFAULT_RFTHR		1

#define DEFAULT_PPP_HEAD    0xff03

#endif
