$version Generated by VerilatedVcd $end
$date Tue Dec 31 01:32:42 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  4 & alu_ctrl [3:0] $end
  $var wire  2 # alu_op [1:0] $end
  $var wire  3 % funct3 [2:0] $end
  $var wire  7 $ funct7 [6:0] $end
  $scope module alu_controller $end
   $var wire  4 & alu_ctrl [3:0] $end
   $var wire  2 # alu_op [1:0] $end
   $var wire  3 % funct3 [2:0] $end
   $var wire  7 $ funct7 [6:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00 #
b0000000 $
b000 %
b0010 &
#2
#3
#4
b01 #
b0110 &
#5
b0000100 $
b011 %
#6
b0000010 $
b101 %
#7
b0001110 $
b001 %
#8
b10 #
b0000000 $
b000 %
b0010 &
#9
b0100000 $
b0110 &
#10
b0000000 $
b111 %
b0000 &
#11
b110 %
b0001 &
#12
#13
