/*!
 * @file dispatcher.cpp
 *
 * @brief CPU dispatching mechanism that also covers non-dispatching case
 */

#include "simd_alignment_engine_impl.hpp"

#ifdef GEN_DISPATCH

#include "cpuinfo_x86.h"

static const cpu_features::X86Features features = cpu_features::GetX86Info().features;

#endif


namespace spoa{

#ifndef GEN_DISPATCH
template class SimdAlignmentEngine<Arch::automatic>;

template
std::unique_ptr<AlignmentEngine> createSimdAlignmentEngine<Arch::automatic>(AlignmentType type,
    AlignmentSubtype subtype, std::int8_t m, std::int8_t n, std::int8_t g,
    std::int8_t e, std::int8_t q, std::int8_t c);
#endif

std::unique_ptr<AlignmentEngine> createSimdAlignmentEngine(AlignmentType type,
    AlignmentSubtype subtype, std::int8_t m, std::int8_t n, std::int8_t g,
    std::int8_t e, std::int8_t q, std::int8_t c) {
    
    printf("In createSimdAlignmentEngine, m: %d, n: %d, g: %d, e: %d, q: %d, c: %d\n",m,n,g,e,q,c);

#ifdef GEN_DISPATCH

    if (features.avx2)
    {
        //std::cout<<"AVX2"<<std::endl;
        return createSimdAlignmentEngine<Arch::avx2>(type,
            subtype, m, n, g, e, q, c);
    }
    else if (features.sse4_1){

        //std::cout<<"SSE4"<<std::endl;
        return createSimdAlignmentEngine<Arch::sse4_1>(type,
            subtype, m, n, g, e, q, c);
    }
    else {
        //std::cout<<"SSE2"<<std::endl;
        return createSimdAlignmentEngine<Arch::sse2>(type,
            subtype, m, n, g, e, q, c);
    }
#else
    return createSimdAlignmentEngine<Arch::automatic>(type,
            subtype, m, n, g, e, q, c);
#endif


}

}

