$date
	Sun Oct 23 09:42:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#141550
b10 &
b10 %
1$
b10 !
1"
#141551
0"
#141554
b1 &
b1 %
1#
#141558
b0 &
0#
b0 %
0$
#1154241
b1000 !
1"
#1154242
b1000 &
b1000 %
1$
#1154243
0"
#1154246
b100 &
b100 %
#1154250
b10 &
b10 %
#1154254
b1 &
1#
b1 %
#1154258
b0 &
b0 %
0#
0$
#2143861
b10000 !
1"
#2143862
b10000 &
b10000 %
1$
#2143863
0"
#2143866
b1000 &
b1000 %
#2143870
b100 &
b100 %
#2143874
b10 &
b10 %
#2143878
b1 &
1#
b1 %
#2143882
b0 &
b0 %
0#
0$
#4500012
