<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCDtoBinary_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_master.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_master.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_master.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_master.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_master.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_master.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_master.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_master.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_master_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_master_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_master_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_master_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_master_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1497301257" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1497301257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497302289" xil_pn:in_ck="-1007937059747309312" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1497302289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCDtoBinary.v"/>
      <outfile xil_pn:name="BCDtoBinary_tb.v"/>
      <outfile xil_pn:name="BinarytoBCD.v"/>
      <outfile xil_pn:name="BinarytoBCD_tb.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_master.v"/>
      <outfile xil_pn:name="alu_master_tb.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="constants.v"/>
      <outfile xil_pn:name="cpu_constant_library.v"/>
    </transform>
    <transform xil_pn:end_ts="1497301257" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5005198629243689415" xil_pn:start_ts="1497301257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1497301257" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3397270728684275685" xil_pn:start_ts="1497301257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1497301257" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2455391289506985423" xil_pn:start_ts="1497301257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497301257" xil_pn:in_ck="1534733288043187103" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1497301257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCDtoBinary.v"/>
      <outfile xil_pn:name="BCDtoBinary_tb.v"/>
      <outfile xil_pn:name="BinarytoBCD.v"/>
      <outfile xil_pn:name="BinarytoBCD_tb.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_master.v"/>
      <outfile xil_pn:name="alu_master_tb.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="cpu_constant_library.v"/>
    </transform>
    <transform xil_pn:end_ts="1497301260" xil_pn:in_ck="1534733288043187103" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7677548925857304990" xil_pn:start_ts="1497301257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_master_tb_beh.prj"/>
      <outfile xil_pn:name="alu_master_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1497301260" xil_pn:in_ck="-7445511912766567439" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3976661263550606587" xil_pn:start_ts="1497301260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_master_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1497301046" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1497301046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497301046" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4663771015795858736" xil_pn:start_ts="1497301046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497301046" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2455391289506985423" xil_pn:start_ts="1497301046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497301046" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1497301046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497301046" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6603570382289838172" xil_pn:start_ts="1497301046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497301046" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1497301046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497301046" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7666432447443725893" xil_pn:start_ts="1497301046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497301196" xil_pn:in_ck="-6934872533538949237" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7739093669188367525" xil_pn:start_ts="1497301143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu_master.lso"/>
      <outfile xil_pn:name="alu_master.ngc"/>
      <outfile xil_pn:name="alu_master.ngr"/>
      <outfile xil_pn:name="alu_master.prj"/>
      <outfile xil_pn:name="alu_master.stx"/>
      <outfile xil_pn:name="alu_master.syr"/>
      <outfile xil_pn:name="alu_master.xst"/>
      <outfile xil_pn:name="alu_master_tb_stx_beh.prj"/>
      <outfile xil_pn:name="alu_master_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
